One-transistor RAM approach for high density memory application
    1.
    发明授权
    One-transistor RAM approach for high density memory application 有权
    用于高密度存储器应用的单晶体管RAM方法

    公开(公告)号:US06661043B1

    公开(公告)日:2003-12-09

    申请号:US10400401

    申请日:2003-03-27

    CPC classification number: H01L27/1085 H01L27/1087

    Abstract: A new method is provided for the creation of a 1T RAM cell. Standard processing is applied to create STI trenches in the surface of a substrate, N2 implantations are performed into the sidewalls of the STI trenches. A layer of lining oxide is created, the implanted N2 interacts with the lining oxide to form SiON over exposed surfaces of the STI trenches. STI oxide is deposited and polished, filling the STI trenches there-with. Crown patterning is performed to define capacitor areas, the crown patterning stops on a layer of etch stop material and the created SION and partially removes STI oxide from the STI trenches. Layers of etch stop material, exposed SiON and pad oxide are removed, exposing the surface of the silicon substrate, the etched layers of STI oxide are not affected by this removal. A layer of SAC oxide is grown, n-well and p-well implantations are performed into the surface of the substrate. The layer of SAC oxide is removed, gate oxide is grown, polysilicon is deposited and patterned and etched, forming polysilicon gate material and polysilicon top plate of the capacitor. Standard processing is further applied to complete the 1T-RAM cell by providing gate spacers and impurity implantations for the gate electrode, by saliciding contact surfaces and by providing contacts to the points of contact of the cell.

    Abstract translation: 提供了一种用于创建1T RAM单元的新方法。 施加标准处理以在衬底的表面中产生STI沟槽,在STI沟槽的侧壁中进行N2注入。 产生衬里氧化层,注入的N 2与衬里氧化物相互作用以在STI沟槽的暴露表面上形成SiON。 沉积和抛光STI氧化物,在那里填充STI沟槽。 进行冠图案化以限定电容器区域,冠图案停止在蚀刻停止材料层上,并且所产生的SION并且部分地从STI沟槽去除STI氧化物。 蚀刻停止材料层,暴露的SiON和衬垫氧化物层被去除,暴露硅衬底的表面,STI氧化物的蚀刻层不受该去除的影响。 生长一层SAC氧化物,n阱和p阱注入进行到衬底的表面。 去除SAC氧化物层,生长栅极氧化物,沉积多晶硅并进行图案化和蚀刻,形成电容器的多晶硅栅极材料和多晶硅顶板。 进一步应用标准处理,通过为栅电极提供栅极间隔物和杂质注入,通过对接触表面进行喷淋并且通过提供与电池的接触点的接触来完成1T-RAM单元。

Patent Agency Ranking