Circuit board having an overlapping via
    1.
    发明授权
    Circuit board having an overlapping via 失效
    具有重叠通孔的电路板

    公开(公告)号:US07064279B2

    公开(公告)日:2006-06-20

    申请号:US10948598

    申请日:2004-09-23

    CPC classification number: H05K1/114 H05K2201/09627 H05K2201/10734

    Abstract: A printed circuit board (100) includes a first BGA landing pad (102) having a first clearance zone (106) and a second BGA landing pad (104) having a second clearance zone (108). A via (110), overlaps the first clearance zone and the second clearance zone such that the first BGA landing pad and the second BGA landing pad are electrically coupled to the via.

    Abstract translation: 印刷电路板(100)包括具有第一间隙区(106)的第一BGA着陆焊盘(102)和具有第二间隙区(108)的第二BGA着陆焊盘(104)。 通孔(110)与第一间隙区域和第二间隙区域重叠,使得第一BGA着陆焊盘和第二BGA着陆焊盘电耦合到通孔。

    Fault tolerant apparatus and method for determining a revolution rate of a gear
    2.
    发明授权
    Fault tolerant apparatus and method for determining a revolution rate of a gear 有权
    用于确定齿轮的转速的容错装置和方法

    公开(公告)号:US06711513B2

    公开(公告)日:2004-03-23

    申请号:US10136334

    申请日:2002-05-02

    CPC classification number: G01P3/489

    Abstract: A measurement system and method for determining a revolution rate of a rotating gear is described. Such a rotating gear can be, for example, a turbine or compressor. The described measurement system and method, for example, can perform highly accurate measurements and can be a fault tolerant system providing high reliability. In one embodiment, an apparatus comprises an edge detector, a memory and a pulse-input engine. The edge detector is configured to receive an input signal and a counter signal. The edge detector is further configured to send a set of time values based on the input signal and the counter signal. The pulse-input engine is configured to measure a set of pulse-to-pulse delays based on the set of time values stored in the memory.

    Abstract translation: 描述了一种用于确定旋转齿轮的转速的测量系统和方法。 这样的旋转齿轮可以是例如涡轮机或压缩机。 所描述的测量系统和方法例如可以执行高精度的测量,并且可以是提供高可靠性的容错系统。 在一个实施例中,一种装置包括边缘检测器,存储器和脉冲输入引擎。 边缘检测器被配置为接收输入信号和计数器信号。 边缘检测器还被配置为基于输入信号和计数器信号发送一组时间值。 脉冲输入引擎被配置为基于存储在存储器中的时间值集合来测量一组脉冲到脉冲的延迟。

    Fault tolerant apparatus and method for determining a revolution rate of a gear
    5.
    发明授权
    Fault tolerant apparatus and method for determining a revolution rate of a gear 有权
    用于确定齿轮的转速的容错装置和方法

    公开(公告)号:US06823275B2

    公开(公告)日:2004-11-23

    申请号:US10769877

    申请日:2004-02-03

    CPC classification number: G01P3/489

    Abstract: An apparatus comprises an edge detector, a memory and a pulse-input engine. The edge detector is configured to receive an input signal and a counter signal. The edge detector is further configured to send a set of time values based on the input signal and the counter signal. Each time value from the set of time values is uniquely associated with a detected edge transition from the input signal. The memory is coupled to the edge detector. The memory is configured to receive from the edge detector the set of time values. The memory is configured to store the set of time values. The pulse-input engine is coupled to the memory. The pulse-input engine is configured to measure a set of pulse-to-pulse delays based on the set of the time values stored in the memory.

    Abstract translation: 一种装置包括边缘检测器,存储器和脉冲输入引擎。 边缘检测器被配置为接收输入信号和计数器信号。 边缘检测器还被配置为基于输入信号和计数器信号发送一组时间值。 来自时间值集合的每个时间值与从输入信号的检测到的边沿跃迁唯一地相关联。 存储器耦合到边缘检测器。 存储器被配置为从边缘检测器接收一组时间值。 内存被配置为存储一组时间值。 脉冲输入引擎耦合到存储器。 脉冲输入引擎被配置为基于存储在存储器中的时间值的集合来测量一组脉冲到脉冲的延迟。

Patent Agency Ranking