Memory device with robust write assist
    1.
    发明授权
    Memory device with robust write assist 有权
    具有强大写入辅助功能的内存设备

    公开(公告)号:US08441874B2

    公开(公告)日:2013-05-14

    申请号:US12979757

    申请日:2010-12-28

    IPC分类号: G11C7/00

    摘要: A memory circuit includes a memory cell configured to be re-writable. A write enable circuit is configured to enable writing a signal via a pair of bit lines to the memory cell depending on a write signal. A charge supply circuit is configured to supply a charge to at least one of the pair of bit lines. A charge supply controller is configured to control the charge supply circuit to disable the supply of charge and couple the write enable circuit to at least one of the pair of bit lines after a first determined period following the reception of the write signal.

    摘要翻译: 存储电路包括被配置为可重写的存储单元。 写入使能电路被配置为使得能够根据写入信号经由一对位线将信号写入存储器单元。 电荷供给电路被配置为向所述一对位线中的至少一个提供电荷。 充电供给控制器被配置为控制充电供给电路以禁止电荷供应,并且在接收到写入信号之后的第一确定周期之后将写入使能电路耦合到该对位线中的至少一个位线。

    MEMORY DEVICE WITH ROBUST WRITE ASSIST
    2.
    发明申请
    MEMORY DEVICE WITH ROBUST WRITE ASSIST 有权
    具有可靠写入辅助功能的存储器件

    公开(公告)号:US20120163110A1

    公开(公告)日:2012-06-28

    申请号:US12979757

    申请日:2010-12-28

    IPC分类号: G11C7/00

    摘要: A memory circuit includes a memory cell configured to be re-writable. A write enable circuit is configured to enable writing a signal via a pair of bit lines to the memory cell depending on a write signal. A charge supply circuit is configured to supply a charge to at least one of the pair of bit lines. A charge supply controller is configured to control the charge supply circuit to disable the supply of charge and couple the write enable circuit to at least one of the pair of bit lines after a first determined period following the reception of the write signal.

    摘要翻译: 存储电路包括被配置为可重写的存储单元。 写入使能电路被配置为使得能够根据写入信号经由一对位线将信号写入存储器单元。 电荷供给电路被配置为向所述一对位线中的至少一个提供电荷。 充电供给控制器被配置为控制充电供给电路以禁止电荷供应,并且在接收到写入信号之后的第一确定周期之后将写入使能电路耦合到该对位线中的至少一个位线。

    Memory device with boost compensation
    3.
    发明授权
    Memory device with boost compensation 有权
    带升压补偿的存储器件

    公开(公告)号:US08411518B2

    公开(公告)日:2013-04-02

    申请号:US12981031

    申请日:2010-12-29

    IPC分类号: G11C7/00

    摘要: A memory circuit includes a memory cell configured to be re-writable. A write enable circuit is configured to enable writing a signal via a pair of bit lines to the memory cell depending on a write signal. A charge supply circuit is configured to supply a charge to at least one of the pair of bit lines. A charge supply controller is configured to control the charge supply circuit to supply the charge dependent on at least one of the temperature of the memory circuit and the potential difference supply of the memory circuit.

    摘要翻译: 存储电路包括被配置为可重写的存储单元。 写入使能电路被配置为使得能够根据写入信号经由一对位线将信号写入存储器单元。 电荷供给电路被配置为向所述一对位线中的至少一个提供电荷。 电荷供给控制器被配置为控制充电电路根据存储电路的温度和存储电路的电位差供给中的至少一个来提供电荷。

    MEMORY DEVICE WITH BOOST COMPENSATION
    4.
    发明申请
    MEMORY DEVICE WITH BOOST COMPENSATION 有权
    具有增强补偿的存储器件

    公开(公告)号:US20120170391A1

    公开(公告)日:2012-07-05

    申请号:US12981031

    申请日:2010-12-29

    IPC分类号: G11C7/00

    摘要: A memory circuit includes a memory cell configured to be re-writable. A write enable circuit is configured to enable writing a signal via a pair of bit lines to the memory cell depending on a write signal. A charge supply circuit is configured to supply a charge to at least one of the pair of bit lines. A charge supply controller is configured to control the charge supply circuit to supply the charge dependent on at least one of the temperature of the memory circuit and the potential difference supply of the memory circuit.

    摘要翻译: 存储电路包括被配置为可重写的存储单元。 写入使能电路被配置为使得能够根据写入信号经由一对位线将信号写入存储器单元。 电荷供给电路被配置为向所述一对位线中的至少一个提供电荷。 电荷供给控制器被配置为控制充电电路根据存储电路的温度和存储电路的电位差供给中的至少一个来提供电荷。