公开(公告)号：US06862672B1

公开(公告)日：2005-03-01

申请号：US09583233

申请日：2000-05-31

申请人： Tomomi Furudate ,  Takaaki Ichikawa ,  Junya Kawamata ,  Hideyuki Furukawa ,  Haruo Shoji ,  Yuzuru Matsuno ,  Tatsuya Yoshimoto ,  Masato Kitamura

发明人： Tomomi Furudate ,  Takaaki Ichikawa ,  Junya Kawamata ,  Hideyuki Furukawa ,  Haruo Shoji ,  Yuzuru Matsuno ,  Tatsuya Yoshimoto ,  Masato Kitamura

IPC分类号： G11C11/41 ,  G06F12/00 ,  G11C8/20 ,  G11C16/06 ,  G11C16/22

CPC分类号： G11C8/20 ,  G11C16/22

摘要： A plurality of memory cells corresponding to an address space larger than 2n and smaller than 2(n+1), an invalid address detecting circuit, and an invalid signal outputting circuit are comprised. Upon command input, the invalid address detecting circuit invalidates a command in the case where the invalid address detecting circuit detects a fact that an address signal supplied from exterior indicates an invalid address space. Therefore, at the time of invalid address supply, internal circuits are not activated and an erroneous write or erase operation can be prevented. Since the internal circuits do not operate, power consumption can be reduced substantially. The invalid signal outputting circuit outputs an invalid signal by receiving the fact of invalid address signal detection by the invalid address detecting circuit. Therefore, a system unit mounting the semiconductor memory device can easily recognize that the invalid address signal has been supplied to the semiconductor memory device. As a result, a malfunctioning can be prevented and reliability of the system unit improves.

摘要翻译： 包括对应于大于2 且小于2 <（n + 1）>的地址空间的多个存储单元，无效地址检测电路和无效信号输出电路。 在命令输入时，无效地址检测电路在无效地址检测电路检测到从外部提供的地址信号表示无效地址空间的事实的情况下使命令无效。 因此，在无效地址提供时，内部电路不被激活，并且可以防止错误的写入或擦除操作。 由于内部电路不工作，所以能够大幅度降低功耗。 无效信号输出电路通过接收无效地址检测电路的无效地址信号检测的事实来输出无效信号。 因此，安装半导体存储器件的系统单元可以容易地识别出无效地址信号已被提供给半导体存储器件。 结果，可以防止故障，并且系统单元的可靠性提高。