Method and system for improved matching for on-chip capacitors
    1.
    发明授权
    Method and system for improved matching for on-chip capacitors 有权
    用于片内电容器匹配改进的方法和系统

    公开(公告)号:US09209238B2

    公开(公告)日:2015-12-08

    申请号:US13917147

    申请日:2013-06-13

    摘要: Methods and systems for improved matching of on-chip capacitors may comprise a semiconductor die with an on-chip capacitor comprising one or more metal layers. The on-chip capacitor may comprise interdigitated electrically coupled metal fingers. The electrically coupled metal fingers may be arranged symmetrically in the semiconductor die to compensate for non-uniformities in the one or more metal layers. The metal fingers may be arranged with radial symmetry. Metal fingers in a first metal layer may be electrically coupled to metal fingers in a second metal layer. An orientation of metal fingers may be alternated when coupling metal fingers in a plurality of metal layers. The metal fingers may be coupled at the center or the outer edge of the on-chip capacitor. The on-chip capacitor may be configured in a plurality of symmetric sections wherein a boundary between each of the plurality of sections is configured in a zig-zag pattern.

    摘要翻译: 用于改进片上电容器匹配的方法和系统可以包括具有片上电容器的半导体管芯,其包括一个或多个金属层。 片上电容器可以包括叉指电耦合金属指。 电耦合金属指可以对称地布置在半导体管芯中以补偿一个或多个金属层中的不均匀性。 金属指可以以径向对称的方式布置。 第一金属层中的金属指可以在第二金属层中电耦合到金属指。 当金属指在多个金属层中连接时,金属指的方向可以交替。 金属指可以连接在片上电容器的中心或外缘。 片上电容器可以配置在多个对称部分中,其中多个部分中的每一个之间的边界被配置为之字形图案。

    Method of making a semiconductor device with a low permittivity region
    5.
    发明授权
    Method of making a semiconductor device with a low permittivity region 有权
    制造具有低介电常数区域的半导体器件的方法

    公开(公告)号:US06531376B1

    公开(公告)日:2003-03-11

    申请号:US10123657

    申请日:2002-04-17

    IPC分类号: H01L2176

    CPC分类号: H01L21/764 H01L21/76224

    摘要: A method of making a semiconductor device (10) having a low permittivity region (24) includes forming a first layer (30/42) over a surface of a trench (20), and etching through an opening (70) in the first layer that is smaller than a width (W2) of the trench to remove a first material (38) from the trench. A second material (44) is deposited to plug the opening to seal an air pocket (40) in the trench. The low permittivity region features air pockets with a high volume because the small size of the opening allows the second material to plug the trench without accumulating significantly in the trench.

    摘要翻译: 制造具有低介电常数区域(24)的半导体器件(10)的方法包括在沟槽(20)的表面上形成第一层(30/42),并且蚀刻通过第一层中的开口(70) 小于从沟槽去除第一材料(38)的沟槽的宽度(W2)。 沉积第二材料(44)以堵塞开口以密封沟槽中的气穴(40)。 低介电常数区域具有高容积的气穴,因为小尺寸的开口允许第二材料堵塞沟槽而不在沟槽中显着地积聚。

    Method And System For Improved Matching For On-Chip Capacitors
    6.
    发明申请
    Method And System For Improved Matching For On-Chip Capacitors 有权
    用于片内电容器改进匹配的方法和系统

    公开(公告)号:US20130334658A1

    公开(公告)日:2013-12-19

    申请号:US13917147

    申请日:2013-06-13

    IPC分类号: H01L49/02

    摘要: Methods and systems for improved matching of on-chip capacitors may comprise a semiconductor die with an on-chip capacitor comprising one or more metal layers. The on-chip capacitor may comprise interdigitated electrically coupled metal fingers. The electrically coupled metal fingers may be arranged symmetrically in the semiconductor die to compensate for non-uniformities in the one or more metal layers. The metal fingers may be arranged with radial symmetry. Metal fingers in a first metal layer may be electrically coupled to metal fingers in a second metal layer. An orientation of metal fingers may be alternated when coupling metal fingers in a plurality of metal layers. The metal fingers may be coupled at the center or the outer edge of the on-chip capacitor. The on-chip capacitor may be configured in a plurality of symmetric sections wherein a boundary between each of the plurality of sections is configured in a zig-zag pattern.

    摘要翻译: 用于改进片上电容器匹配的方法和系统可以包括具有片上电容器的半导体管芯,其包括一个或多个金属层。 片上电容器可以包括叉指电耦合金属指。 电耦合金属指可以对称地布置在半导体管芯中以补偿一个或多个金属层中的不均匀性。 金属指可以以径向对称的方式布置。 第一金属层中的金属指可以在第二金属层中电耦合到金属指。 当金属指在多个金属层中连接时,金属指的方向可以交替。 金属指可以连接在片上电容器的中心或外缘。 片上电容器可以配置在多个对称部分中,其中多个部分中的每一个之间的边界被配置为之字形图案。