Fast Common Mode Charging
    1.
    发明申请

    公开(公告)号:US20240430138A1

    公开(公告)日:2024-12-26

    申请号:US18339232

    申请日:2023-06-21

    Applicant: Apple Inc.

    Abstract: An apparatus for performing a fast common mode recharge is disclosed. The apparatus includes a transmitter circuit configured to transmit a differential signal on a communication bus that includes a true signal line and a complement signal line and a measurement circuit configured to measure respective voltage levels of the true signal line and the complement signal line. The apparatus further includes a control circuit configured to, in response to exiting a sleep mode, select one of a plurality of operation modes using the respective voltage levels of the true signal line and the complement signal line. The transmitter circuit is further configured to adjust the respective voltage levels of the true signal line and the complement signal line based on a selected operation mode of the plurality of operation modes.

    CODING FOR PULSE AMPLITUDE MODULATION WITH AN ODD NUMBER OF OUTPUT LEVELS

    公开(公告)号:US20240305287A1

    公开(公告)日:2024-09-12

    申请号:US18664505

    申请日:2024-05-15

    Applicant: APPLE INC.

    CPC classification number: H03K9/02 H03K7/02

    Abstract: The present disclosure describes embodiments of driver circuit. The driver circuit includes a first impedance element electrically coupled to a first inverter circuit and a second impedance element electrically coupled to the first impedance element and a second inverter circuit. For a first encoding using the driver circuit, the first inverter circuit and the second inverter circuit are controlled such that a first current flows through the first and second impedance elements, the first current having a first value and a first direction. For a second encoding using the driver circuit, the first inverter circuit and the second inverter circuit are controlled such that a second current flows through the first and second impedance elements, the second current having a second value and a second direction. The first value is substantially the same as the second value and the first direction is opposite to the second direction.

    Coding for pulse amplitude modulation with an odd number of output levels

    公开(公告)号:US12015413B2

    公开(公告)日:2024-06-18

    申请号:US17945429

    申请日:2022-09-15

    Applicant: Apple Inc.

    CPC classification number: H03K9/02 H03K7/02

    Abstract: The present disclosure describes embodiments of driver circuit. The driver circuit includes a first impedance element electrically coupled to a first inverter circuit and a second impedance element electrically coupled to the first impedance element and a second inverter circuit. For a first encoding using the driver circuit, the first inverter circuit and the second inverter circuit are controlled such that a first current flows through the first and second impedance elements, the first current having a first value and a first direction. For a second encoding using the driver circuit, the first inverter circuit and the second inverter circuit are controlled such that a second current flows through the first and second impedance elements, the second current having a second value and a second direction. The first value is substantially the same as the second value and the first direction is opposite to the second direction.

Patent Agency Ranking