公开(公告)号：US20190339985A1

公开(公告)日：2019-11-07

申请号：US15967822

申请日：2018-05-01

Applicant: Allegro MicroSystems, LLC

Inventor： Aaron Cook ,  Kenneth Snowdon ,  John Waranowski ,  Virag V. Chaware

IPC: G06F9/4401 ,  G06F1/32 ,  G01R33/06 ,  G01R33/00

Abstract: A sensor integrated circuit includes a disturb immune memory configured to store data and a digital processor coupled to the disturb immune memory and including a main register. The digital processor is configured to perform one of a fast reset or slow reset of the main register according to a level of a supply voltage to the integrated circuit. The fast reset includes resetting the main register according to the data stored in the disturb immune memory and the slow reset includes resetting the main register according to a default state.