公开(公告)号：US20030201793A1

公开(公告)日：2003-10-30

申请号：US10422007

申请日：2003-04-22

申请人： Altera Corporation

发明人： Triet Nguyen ,  Changsong Zhang ,  David Jefferson

IPC分类号： H03K019/177

CPC分类号： H03K19/17764 ,  G11C29/70 ,  H03K19/17728 ,  H03K19/17736

摘要： Methods and apparatus for segmenting lines in programmable logic devices having redundancy circuitry. A programmable logic device includes a first plurality of logic array blocks. The first plurality of logic array blocks includes a first logic array block and a second logic array block, a first programmable interconnect line coupled to a segmentation buffer and programmably coupled to the first logic array block, and a second programmable interconnect line coupled to the segmentation buffer and programmably coupled to the second logic array block. The segmentation buffer is capable of selectively providing an open circuit between the first programmable interconnect line and the second programmable interconnect line, a buffer driving signals from the first programmable interconnect line to the second programmable interconnect line, or a buffer driving signals from the second programmable interconnect line to the first programmable interconnect line.