-
公开(公告)号:US20250131885A1
公开(公告)日:2025-04-24
申请号:US18407578
申请日:2024-01-09
Applicant: Apple Inc.
Inventor: Shinya Ono , Chin-Wei Lin , Chen-Ming Chen , Hassan Edrees
IPC: G09G3/3266 , G11C19/28
Abstract: A display may include an array of pixels that receive control signals from a chain of gate drivers. The pixels can be formed using semiconducting oxide transistors, whereas the gate drivers can be formed using silicon transistor. Each gate driver may include a shift register subcircuit and an output buffer subcircuit. The shift register subcircuit may include a first set of transistors at least partially controlled by one or more shift register clock signals. The output buffer subcircuit may include a second set of transistors at least partially controlled by one or more output buffer clock signals. The output buffer clock signals can toggle independently from the shift register clock signals. Operated in this way, the shift register clock signals can have pulse widths optimized for stability while the output buffer clock signals can have pulse widths optimized for speed.
-
公开(公告)号:US11532282B2
公开(公告)日:2022-12-20
申请号:US17501530
申请日:2021-10-14
Applicant: Apple Inc.
Inventor: Shinya Ono , Chin-Wei Lin , Zino Lee , Chun-Chieh Lin , Chen-Ming Chen
IPC: G09G3/3291 , G09G3/3266
Abstract: A display may include an array of pixels. Each pixel in the array includes an organic light-emitting diode coupled to a drive transistor, a data loading transistor, a first capacitor for storing data charge, and a second capacitor. During a data programming phase, the data loading transistor may be activated to load in a data value onto the first capacitor. After the data programming phase, the second capacitor may be configured to receive a lower voltage, which extends a threshold voltage sampling time for the pixel. Configured and operated in this way, the temperature luminance sensitivity of the display can be reduced.
-
公开(公告)号:US12154515B2
公开(公告)日:2024-11-26
申请号:US17990510
申请日:2022-11-18
Applicant: Apple Inc.
Inventor: Shinya Ono , Chin-Wei Lin , Zino Lee , Chun-Chieh Lin , Chen-Ming Chen
IPC: G09G3/3291 , G09G3/3266
Abstract: A display may include an array of pixels. Each pixel in the array includes an organic light-emitting diode coupled to a drive transistor, a data loading transistor, a first capacitor for storing data charge, and a second capacitor. During a data programming phase, the data loading transistor may be activated to load in a data value onto the first capacitor. After the data programming phase, the second capacitor may be configured to receive a lower voltage, which extends a threshold voltage sampling time for the pixel. Configured and operated in this way, the temperature luminance sensitivity of the display can be reduced.
-
公开(公告)号:US20230080809A1
公开(公告)日:2023-03-16
申请号:US17990510
申请日:2022-11-18
Applicant: Apple Inc.
Inventor: Shinya Ono , Chin-Wei Lin , Zino Lee , Chun-Chieh Lin , Chen-Ming Chen
IPC: G09G3/3291 , G09G3/3266
Abstract: A display may include an array of pixels. Each pixel in the array includes an organic light-emitting diode coupled to a drive transistor, a data loading transistor, a first capacitor for storing data charge, and a second capacitor. During a data programming phase, the data loading transistor may be activated to load in a data value onto the first capacitor. After the data programming phase, the second capacitor may be configured to receive a lower voltage, which extends a threshold voltage sampling time for the pixel. Configured and operated in this way, the temperature luminance sensitivity of the display can be reduced.
-
公开(公告)号:US11227536B2
公开(公告)日:2022-01-18
申请号:US16746325
申请日:2020-01-17
Applicant: Apple Inc.
Inventor: Xin Lin , Yun Wang , Chin-Wei Lin , Majid Gharghi , Fan Gui , Chen-Ming Chen , Jie Won Ryu , Hyunwoo Nho , Alex H. Pai , Kingsuk Brahma , Junhua Tan , Szu Heng Tseng
Abstract: A system includes an electronic display panel that has a plurality of pixels configured to depict frames of image data. The electronic display also includes display driver circuitry configured to, for a first frame of image data representing first image content, modify a gate-to-source voltage of a transistor of a first pixel of the plurality of pixels to a content-dependent first gate-to-source voltage. Additionally, after modifying the gate-to-source voltage to the first gate-to-source voltage, the display driver circuitry is configured to program the first pixel by modifying the gate-to-source voltage to a gate-to-source programming voltage that differs from the first gate-to-source voltage and is based on image data associated with the pixel from the first frame of the image data. Furthermore, the display driver circuitry is configured to cause the plurality of pixels to emit light.
-
公开(公告)号:US20250037672A1
公开(公告)日:2025-01-30
申请号:US18919947
申请日:2024-10-18
Applicant: Apple Inc.
Inventor: Shinya Ono , Chin-Wei Lin , Zino Lee , Chun-Chieh Lin , Chen-Ming Chen
IPC: G09G3/3291 , G09G3/3266
Abstract: A display may include an array of pixels. Each pixel in the array includes an organic light-emitting diode coupled to a drive transistor, a data loading transistor, a first capacitor for storing data charge, and a second capacitor. During a data programming phase, the data loading transistor may be activated to load in a data value onto the first capacitor. After the data programming phase, the second capacitor may be configured to receive a lower voltage, which extends a threshold voltage sampling time for the pixel. Configured and operated in this way, the temperature luminance sensitivity of the display can be reduced.
-
公开(公告)号:US20240127758A1
公开(公告)日:2024-04-18
申请号:US18322406
申请日:2023-05-23
Applicant: Apple Inc.
Inventor: Shinya Ono , Chin-Wei Lin , Chen-Ming Chen , Hassan Edrees
IPC: G09G3/3266
CPC classification number: G09G3/3266 , G09G2300/0819 , G09G2300/0842 , G09G2300/0861 , G09G2310/0286 , G09G2310/0291 , G09G2310/08 , G09G2320/0247
Abstract: A display may include an array of pixels that receive control signals from a chain of gate drivers. The pixels can be formed using semiconducting oxide transistors, whereas the gate drivers can be formed using silicon transistor. Each gate driver may include a shift register subcircuit and an output buffer subcircuit. The shift register subcircuit may include a first set of transistors at least partially controlled by one or more shift register clock signals. The output buffer subcircuit may include a second set of transistors at least partially controlled by one or more output buffer clock signals. The output buffer clock signals can toggle independently from the shift register clock signals. Operated in this way, the shift register clock signals can have pulse widths optimized for stability while the output buffer clock signals can have pulse widths optimized for speed.
-
公开(公告)号:US20220180819A1
公开(公告)日:2022-06-09
申请号:US17501530
申请日:2021-10-14
Applicant: Apple Inc.
Inventor: Shinya Ono , Chin-Wei Lin , Zino Lee , Chun-Chieh Lin , Chen-Ming Chen
IPC: G09G3/3291 , G09G3/3266
Abstract: A display may include an array of pixels. Each pixel in the array includes an organic light-emitting diode coupled to a drive transistor, a data loading transistor, a first capacitor for storing data charge, and a second capacitor. During a data programming phase, the data loading transistor may be activated to load in a data value onto the first capacitor. After the data programming phase, the second capacitor may be configured to receive a lower voltage, which extends a threshold voltage sampling time for the pixel. Configured and operated in this way, the temperature luminance sensitivity of the display can be reduced.
-
公开(公告)号:US11049457B1
公开(公告)日:2021-06-29
申请号:US16852234
申请日:2020-04-17
Applicant: Apple Inc.
Inventor: Shinya Ono , Chin-Wei Lin , Chen-Ming Chen , Chun-Chieh Lin , Gihoon Choo , Hassan Edrees , Zino Lee
IPC: G09G3/3266
Abstract: A display may include an array of pixels, where each pixel in the array includes an organic light-emitting diode coupled to a drive transistor and other associated thin-film transistors. The array may be grouped into column pairs, where each column pair includes a first pixel column and a second pixel column that is mirrored with respect to the first pixel column. The drive transistors within each column pair may be formed towards the center of that column pair, whereas the data lines associated with that column pair may be formed along the outer peripheral edges of that column pair. Configured in this way, parasitic coupling between the data lines and any sensitive/floating nodes of the drive transistor may be substantially reduced, which mitigates pixel column crosstalk and ensures luminance uniformity across the display.
-
公开(公告)号:US20240420646A1
公开(公告)日:2024-12-19
申请号:US18815723
申请日:2024-08-26
Applicant: Apple Inc.
Inventor: Shinya Ono , Chin-Wei Lin , Chen-Ming Chen , Hassan Edrees
IPC: G09G3/3266
Abstract: A display may include an array of pixels that receive control signals from a chain of gate drivers. The pixels can be formed using semiconducting oxide transistors, whereas the gate drivers can be formed using silicon transistor. Each gate driver may include a shift register subcircuit and an output buffer subcircuit. The shift register subcircuit may include a first set of transistors at least partially controlled by one or more shift register clock signals. The output buffer subcircuit may include a second set of transistors at least partially controlled by one or more output buffer clock signals. The output buffer clock signals can toggle independently from the shift register clock signals. Operated in this way, the shift register clock signals can have pulse widths optimized for stability while the output buffer clock signals can have pulse widths optimized for speed.
-
-
-
-
-
-
-
-
-