公开(公告)号：US11740973B2

公开(公告)日：2023-08-29

申请号：US17173093

申请日：2021-02-10

Applicant: Cadence Design Systems, Inc.

Inventor： Matthew B. Smittle ,  Jama Ismail Barreh ,  Robert T. Golla

IPC: G06F11/00 ,  G06F11/14 ,  G06F9/38 ,  G06F11/07

CPC classification number: G06F11/1405 ,  G06F9/3802 ,  G06F9/3861 ,  G06F9/3867 ,  G06F11/0766 ,  G06F11/0751

Abstract: An instruction storage circuit within a processor that includes an instruction memory and a memory control circuit. The instruction memory is configured to store instructions of a program for the processor. The memory control circuit is configured to receive a particular instruction from the instruction memory, detect a data integrity error in the particular instruction, and generate and store a corrected version of the particular instruction in an error storage circuit within the instruction memory. A flush of an execution pipeline may be performed in response to the error. In response to a refetch of the particular instruction after the pipeline flush, the instruction storage circuit may be configured to cause the particular instruction to be provided from the error storage circuit to the execution pipeline to permit forward progress of the processor.

公开(公告)号：US11507414B2

公开(公告)日：2022-11-22

申请号：US17173108

申请日：2021-02-10

Applicant: Cadence Design Systems, Inc.

Inventor： Robert T. Golla ,  Thomas Martin Wicki ,  Jama Ismail Barreh

IPC: G06F13/40 ,  G06F9/48 ,  G06F9/30

Abstract: A circuit for fast interrupt handling is disclosed. An apparatus includes a processor circuit having an execution pipeline and a table configured to store a plurality of pointers that correspond to interrupt routines stored in a memory circuit. The apparatus further includes an interrupt redirect circuit configured to receive a plurality of interrupt requests. The interrupt redirect circuit may select a first interrupt request among a plurality of interrupt requests of a first type. The interrupt redirect circuit retrieves a pointer from the table using information associated with the request. Using the pointer, the execution pipeline retrieves first program instruction from the memory circuit to execute a particular interrupt routine.