-
公开(公告)号：US07418678B1
公开(公告)日：2008-08-26
申请号：US10909099
申请日：2004-07-29
申请人： Chung-Wah N Ip , Lawrence Loh , Vigyan Singhal , Howard Wong-Toi
发明人： Chung-Wah N Ip , Lawrence Loh , Vigyan Singhal , Howard Wong-Toi
CPC分类号： G06F17/504 , G06F17/5022
摘要： A counter abstraction tool generates an abstraction model for one or more counters in a circuit design for use with a formal verification system. The tool detects the presence of a counter in a circuit design, identifies one or more special values for the counter, and creates an abstraction for the counter. The tool can automatically perform the abstraction, guide a user in configuring the appropriate abstraction for the counter, or perform a combination of automatic and manual abstraction. The tool may further accommodate related counters.
摘要翻译： 计数器抽象工具为电路设计中的一个或多个计数器生成抽象模型，以便与形式验证系统一起使用。 该工具检测电路设计中存在计数器，识别计数器的一个或多个特殊值，并为计数器创建抽象。 该工具可以自动执行抽象，指导用户配置计数器的适当抽象，或执行自动和手动抽象的组合。 该工具可以进一步容纳相关的计数器。
-
公开(公告)号：US07237208B1
公开(公告)日：2007-06-26
申请号：US10818711
申请日：2004-04-05
IPC分类号： G06F17/50
CPC分类号： G06F17/504
摘要： To perform functional verification of a digital design that includes one or more datapaths, a formal verification system includes a datapath abstraction tool. The datapath abstraction tool detects a datapath in a circuit design and performs an appropriate abstraction of the datapath. The tool may also deduce datapath elements from identified ones as well as link the abstractions of particular datapath elements. The abstraction tool then passes the circuit design with the abstraction to the verification software to simplifying the formal verification process.
摘要翻译： 为了执行包括一个或多个数据路径的数字设计的功能验证，形式验证系统包括数据路径抽取工具。 数据路径抽象工具检测电路设计中的数据路径，并执行数据路径的适当抽象。 该工具还可以从识别的数据路径元素中推导出数据路径元素，并链接特定数据路径元素的抽象。 然后，抽象工具将抽象的电路设计传递给验证软件，以简化形式验证过程。
-
3.发明授权Managing formal verification complexity of designs with multiple related counters 有权用多个相关计数器管理设计的正式验证复杂性公开(公告)号：US07647572B1
公开(公告)日：2010-01-12
申请号：US11851330
申请日：2007-09-06
CPC分类号： G06F17/504 , G06F17/5022
摘要： A counter abstraction tool generates an abstraction model for one or more counters in a circuit design for use with a formal verification system. The tool detects the presence of a counter in a circuit design, identifies one or more special values for the counter, and creates an abstraction for the counter. The tool can automatically perform the abstraction, guide a user in configuring the appropriate abstraction for the counter, or perform a combination of automatic and manual abstraction. The tool may further accommodate related counters.
摘要翻译： 计数器抽象工具为电路设计中的一个或多个计数器生成抽象模型，以便与形式验证系统一起使用。 该工具检测电路设计中存在计数器，识别计数器的一个或多个特殊值，并为计数器创建抽象。 该工具可以自动执行抽象，指导用户配置计数器的适当抽象，或执行自动和手动抽象的组合。 该工具可以进一步容纳相关的计数器。
-
4.发明授权公开(公告)号：US07159198B1
公开(公告)日：2007-01-02
申请号：US10745993
申请日：2003-12-24
IPC分类号： G06F17/50
CPC分类号： G06F17/504
摘要： The present invention is directed to a system and a method for verifying properties of a circuit model while providing information to help the user manually modify a design analysis region and/or environmental constraints. While conventional systems attempt to substantially automate the entire formal verification process, the present invention iteratively provides information to the user about the cost and effect of changes to the environmental constraints and the analysis region. This information enables the user to weigh the effectiveness and efficiency of one or more modifications to the design analysis area and/or to the environmental constraints (assumptions). The information provided to the user can help a user compare a variety of alternative modifications in order to select the modifications that are efficient and effective. In addition, the information can provide alternatives along with the cost and effect of each alternative to the user who otherwise did not identify these alternatives, thus the invention can help the user by identifying suggestions that the user may not have otherwise considered. The present invention then receives information from the user to modify the design analysis area and/or the environmental constraints and will analyze the design with these modified parameters.
摘要翻译： 本发明涉及一种用于验证电路模型的属性的系统和方法，同时提供信息以帮助用户手动修改设计分析区域和/或环境约束。 虽然常规系统试图使整个形式验证过程大幅自动化，但是本发明向用户反复地提供关于环境约束和分析区域的改变的成本和效果的信息。 该信息使用户能够对设计分析区域和/或环境约束（假设）的一个或多个修改的有效性和效率进行权衡。 提供给用户的信息可以帮助用户比较各种替代修改以选择有效和有效的修改。 此外，该信息可以提供替代方案以及用户的每个备选方案的成本和效果，否则其中没有识别这些替代方案，因此本发明可以通过识别用户可能没有另外考虑的建议来帮助用户。 然后，本发明从用户接收信息以修改设计分析区域和/或环境约束，并将用这些修改的参数分析设计。
-
5.发明授权Extracting, visualizing, and acting on inconsistencies between a circuit design and its abstraction 有权提取，可视化和对电路设计与其抽象之间的不一致行为公开(公告)号：US07895552B1
公开(公告)日：2011-02-22
申请号：US11092994
申请日：2005-03-28
IPC分类号： G06F17/50
CPC分类号： G06F17/504
摘要： In the field of functional verification of digital designs in systems that use an abstraction for portions of a circuit design to perform the verification proof, a tool is described for resolving inconsistencies between the design and abstractions for the design. The tool provides information to a user about intermediate steps in the verification process. In response, the user may provide insight about the design to allow the tool to adjust the verification analysis of the design. The information provided to the user, including possible conflicts between the design and its abstractions, may include visualization techniques to facilitate the user's understating of any inconsistencies.
摘要翻译： 在使用电路设计部分的抽象来执行验证证明的系统中的数字设计的功能验证领域中，描述了用于解决设计和设计抽象之间不一致的工具。 该工具向用户提供有关验证过程中的中间步骤的信息。 作为响应，用户可以提供关于设计的洞察，以允许工具调整设计的验证分析。 提供给用户的信息，包括设计与其抽象之间可能的冲突，可能包括可视化技术，以便于用户低估任何不一致之处。
-
6.发明授权System and method for guiding and optimizing formal verification for a circuit design 失效指导和优化电路设计形式验证的系统和方法公开(公告)号：US07065726B1
公开(公告)日：2006-06-20
申请号：US10606419
申请日：2003-06-26
IPC分类号： G06F17/50
CPC分类号： G06F17/504
摘要： The present invention is used for guiding formal verification of a circuit design in circuit simulation software to optimize the time required for verification of a circuit design. The invention modifies the analysis region being used for verification in order to optimize the time for verification. The invention allows for manual, semi-automatic, and automatic modification of the analysis region. The modification is done by either expanding or reducing the analysis region or by adding new rules as assumptions to the existing analysis region. The invention also uses the concept of an articulation point for modification of the analysis region. The modification of the analysis region is performed in a manner to optimize time and memory required for verification of the circuit design.
摘要翻译： 本发明用于指导电路仿真软件中电路设计的形式验证，以优化电路设计验证所需的时间。 本发明修改了用于验证的分析区域，以优化验证时间。 本发明允许分析区域的手动，半自动和自动修改。 修改是通过扩展或减少分析区域或通过添加新规则作为现有分析区域的假设来完成的。 本发明还使用用于修改分析区域的关节点的概念。 分析区域的修改以优化验证电路设计所需的时间和存储器的方式来执行。
-
公开(公告)号：US20140188919A1
公开(公告)日：2014-07-03
申请号：US11675051
申请日：2007-02-14
申请人： Scott Huffman , April Lehman , Alexei Stolboushkin , Howard Wong-Toi , Fan Yang
发明人： Scott Huffman , April Lehman , Alexei Stolboushkin , Howard Wong-Toi , Fan Yang
IPC分类号： G06F17/30
CPC分类号： G06F16/951
摘要： Methods, program products, and systems for performing a first plurality of computations on non rendered versions of first and second markup language documents to determine a first plurality of signals, each signal in the first plurality of signals representing a comparison of attributes for the non rendered versions of the first and second documents. A second plurality of computations are performed on rendered versions of the first and second markup language documents to determine a second plurality of signals, each signal in the second plurality of signals representing a comparison of attributes for the rendered versions of the first and second documents. The first plurality of signals and the second plurality of signals are combined to determine a confidence as to whether the first and second documents are duplicates.
摘要翻译： 用于对第一和第二标记语言文档的非呈现版本执行第一多个计算以确定第一多个信号的方法，程序产品和系统，所述第一多个信号中的每个信号表示非呈现的属性的比较 版本的第一和第二个文档。 对第一和第二标记语言文档的呈现版本执行第二多个计算以确定第二多个信号，第二多个信号中的每个信号表示第一和第二文档的呈现版本的属性的比较。 组合第一多个信号和第二多个信号以确定关于第一和第二文档是否是重复的置信度。
-
-
-
-
-
-
搜索结果
7 条记录 (耗时 0.028 秒)
