公开(公告)号：US4888773A

公开(公告)日：1989-12-19

申请号：US206757

申请日：1988-06-15

申请人： David L. Arlington ,  Jacqueline M. Cole ,  Bruce G. Hazelzet ,  David J. Krolak ,  Hehching H. Li ,  Bharat J. Oza ,  A. Frank Weaver

发明人： David L. Arlington ,  Jacqueline M. Cole ,  Bruce G. Hazelzet ,  David J. Krolak ,  Hehching H. Li ,  Bharat J. Oza ,  A. Frank Weaver

IPC分类号： G06F12/16 ,  G06F11/10 ,  G06F12/06

CPC分类号： G06F11/106 ,  G06F11/1028 ,  G06F11/1056

摘要： A "smart" memory card architecture and interface provides significantly increased performance, in part, by using fast access dynamic random access memory (DRAM) technologies which allows up to 8-byte data transfers from the memory card every 27ns after the initial access. The 27ns transfer rate includes the time required for error correction code (ECC), parity generation, and other reliability functions. Only two complementary metal oxide seminconductor (CMOS) integrated circuit (IC) logic chips or modules provide all the function required. The simplicity and flexibility afforded by the "smart" memory card approach provides a means to allow one card interface to be used with a broad range of hardware technologies and in different systems. The architecture of the memory card provides a full range of direct and partial store operations in a manner transparent to the system.