中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

3 records (took 0.014 seconds)

    Systems and methods for frame presentation and modification in a networking environment
    2.
    发明授权
    Systems and methods for frame presentation and modification in a networking environment 有权

    公开(公告)号：US10379899B2

    公开(公告)日：2019-08-13

    申请号：US14944350

    申请日：2015-11-18

    Applicant: FREESCALE SEMICONDUCTOR, INC.

    Inventor： John F. Pillar ,  Michael Kardonik ,  Bernard Marchand ,  Peter W. Newton ,  Mark A. Schellhorn

    IPC: G06F9/48 ,  G06F3/06

    Abstract: A data processing system can comprise a first module having a workspace and configured to execute a task that can request access to a frame in a system memory, a queue manager configured to store a frame descriptor which identifies the frame in the system memory, and a memory access engine coupled to the first module and the queue manager. The memory access engine copies requested segments of the frame to the workspace and has a working frame unit to store a segment handle identifying a location and size of each requested segment copied to the workspace of the first module. The memory access engine tracks history of a requested segment by updating the working frame unit when the requested segment in the workspace is modified by the executing task.

    Systems and methods for managing task watchdog status register entries
    3.
    发明授权
    Systems and methods for managing task watchdog status register entries 有权
    用于管理任务看门狗状态寄存器条目的系统和方法

    公开(公告)号：US09563494B2

    公开(公告)日：2017-02-07

    申请号：US14673373

    申请日：2015-03-30

    Applicant: FREESCALE SEMICONDUCTOR, INC.

    Inventor： William C. Moyer ,  Michael Kardonik

    IPC: G06F11/00 ,  G06F11/07 ,  G06F9/46

    CPC classification number: G06F11/0757 ,  G06F9/46 ,  G06F11/0715 ,  G06F11/0724

    Abstract: The present disclosure provides system and method embodiments for a status register comprising a plurality of bits, where each of the plurality of bits of the status register is associated with one of a plurality of entities. A trigger mechanism is configured to write a trigger data pattern to the status register, where the trigger data pattern comprises a first state value for each of the plurality of bits of the status register. A capture mechanism is configured to write a second state value to each bit of the status register that is associated with an entity that is presently associated with a first type of entity status information, in response to a detection that the trigger data pattern is written to the status register.

    Abstract translation: 本公开提供了一种用于包括多个位的状态寄存器的系统和方法实施例，其中状态寄存器的多个位中的每一个与多个实体之一相关联。 触发机构被配置为将触发数据模式写入状态寄存器，其中触发数据模式包括状态寄存器的多个位中的每一个的第一状态值。 捕获机制被配置为响应于检测到触发数据模式被写入到第一类型的实体状态信息而将当前状态寄存器的每一位写入与当前与第一类型的实体状态信息相关联的实体的第二状态值 状态寄存器。

Patent Agency Ranking