-
公开(公告)号:US11681567B2
公开(公告)日:2023-06-20
申请号:US16407782
申请日:2019-05-09
发明人: Ralf Winkelmann , Michael Fee , Matthias Klein , Carsten Otte , Edward W. Chencinski , Hanno Eichelberger
IPC分类号: G06F9/52 , G06F9/54 , G06F12/0842 , G06F12/084
CPC分类号: G06F9/522 , G06F9/544 , G06F9/546 , G06F12/084 , G06F12/0842
摘要: The present disclosure relates to a method for a computer system comprising a plurality of processor cores including a first processor core and a second processor core, wherein a data item is exclusively assigned to the first processor core, of the plurality of processor cores, for executing an atomic primitive by the first processor core. The method includes receiving by the first processor core, from the second processor core, a request for accessing the data item, and in response to determining by the first processor core that the executing of the atomic primitive is not completed by the first processor core, returning a rejection message to the second processor core.
-
公开(公告)号:US11321146B2
公开(公告)日:2022-05-03
申请号:US16407819
申请日:2019-05-09
发明人: Ralf Winkelmann , Michael Fee , Matthias Klein , Carsten Otte , Edward W. Chencinski , Hanno Eichelberger
IPC分类号: G06F9/46 , G06F9/52 , G06F12/084 , G06F12/0842 , G06F9/54
摘要: The present disclosure relates to a method for a computer system comprising a plurality of processor cores, including a first processor core and a second processor core, wherein a cached data item is assigned to a first processor core, of the plurality of processor cores, for exclusively executing an atomic primitive. The method includes receiving, from a second processor core at a cache controller, a request for accessing the data item, and in response to determining that the execution of the atomic primitive is not completed by the first processor core, returning a rejection message to the second processor core.
-