Dual Gate Power Semiconductor Device and Method of Controlling a Dual Gate Power Semiconductor Device

    公开(公告)号:US20230307531A1

    公开(公告)日:2023-09-28

    申请号:US18122918

    申请日:2023-03-17

    CPC classification number: H01L29/7397 H01L29/1095 H03K17/567

    Abstract: A power semiconductor device includes: a semiconductor body coupled to first and second load terminals; an active region with first and second sections, both configured to conduct a load current between the load terminals; electrically isolated from the load terminals, first control electrodes in the first section and second control electrodes in both the first and second sections); and semiconductor channel structures in the semiconductor body extending in both the first and second sections. Each channel structure is associated to at least one of the first and second control electrodes. The respective control electrode is configured to induce an inversion channel for load current conduction in the associated semiconductor channel structure. The first section exhibits a first effective total inversion channel width per unit area ratio, W/A1, and the second section exhibits a second effective inversion channel width per unit area ratio, W/A2, where W/A1>W/A2.

Patent Agency Ranking