中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

14 records (took 0.015 seconds)

    Increasing virtual-memory efficiencies
    1.
    发明授权
    Increasing virtual-memory efficiencies 有权

    公开(公告)号：US10169254B2

    公开(公告)日：2019-01-01

    申请号：US15667540

    申请日：2017-08-02

    Applicant: Intel Corporation

    Inventor： Ramesh Thomas ,  Kuo-Lang Tseng ,  Ravi L. Sahita ,  David M. Durham ,  Madhukar Tallam

    IPC: G06F12/00 ,  G06F12/14 ,  G06F12/1009 ,  G06F9/455 ,  G06F11/14 ,  G06F11/20 ,  G06F9/46 ,  G06F12/08

    Abstract: Embodiments of techniques and systems for increasing efficiencies in computing systems using virtual memory are described. In embodiments, instructions which are located in two memory pages in a virtual memory system, such that one of the pages does not permit execution of the instructions located therein, are identified and then executed under temporary permissions that permit execution of the identified instructions. In various embodiments, the temporary permissions may come from modified virtual memory page tables, temporary virtual memory page tables which allow for execution, and/or emulators which have root access. In embodiments, per-core virtual memory page tables may be provided to allow two cores of a computer processor to operate in accordance with different memory access permissions. In embodiments, a physical page permission table may be utilized to provide for maintenance and tracking of per-physical-page memory access permissions. Other embodiments may be described and claimed.

    Controlling access to groups of memory pages in a virtualized environment
    4.
    发明授权
    Controlling access to groups of memory pages in a virtualized environment 有权
    控制对虚拟化环境中的内存页组的访问

    公开(公告)号：US09098427B2

    公开(公告)日：2015-08-04

    申请号：US13716447

    申请日：2012-12-17

    Applicant: Intel Corporation

    Inventor： Baohong Liu ,  Ritu Sood ,  Kuo-Lang Tseng ,  Madhukar Tallam

    IPC: G06F12/00 ,  G06F12/10 ,  G06F12/14

    CPC classification number: G06F12/1009 ,  G06F9/45558 ,  G06F12/1036 ,  G06F12/109 ,  G06F12/145 ,  G06F2009/45583 ,  G06F2212/151 ,  G06F2212/657

    Abstract: Embodiments of an invention for controlling access to groups of memory pages in a virtualized environment are disclosed. In one embodiment, a processor includes a virtualization unit and a memory management unit. The virtualization unit is to transfer control of the processor to a virtual machine. The memory management unit is to perform, in response to an attempt to execute on the virtual machine an instruction stored on a first page, a page walk through a paging structure to find a second page and to allow access to the second page without exiting the virtual machine based at least in part on a bit being set in a leaf level entry corresponding to the second page in the paging structure and a corresponding bit being set in each entry corresponding to the first page in each level of the paging structure.

    Abstract translation: 公开了一种用于控制对虚拟化环境中的存储器页组的访问的发明的实施例。 在一个实施例中，处理器包括虚拟化单元和存储器管理单元。 虚拟化单元将处理器的控制转移到虚拟机。 存储器管理单元响应于尝试在虚拟机上执行存储在第一页面上的指令，执行通过寻呼结构寻找第二页面的页面，并且允许访问第二页面而不退出 虚拟机至少部分地基于在寻呼结构中对应于第二页的叶级别条目中设置一个位，并且在与寻呼结构的每个级别中的第一页对应的每个条目中设置相应的位。

    Substitute virtualized-memory page tables
    5.
    发明授权
    Substitute virtualized-memory page tables 有权
    替换虚拟内存页表

    公开(公告)号：US08719546B2

    公开(公告)日：2014-05-06

    申请号：US13734851

    申请日：2013-01-04

    Applicant: Intel Corporation

    Inventor： Baohong Liu ,  Manohar R. Castelino ,  Kuo-Lang Tseng ,  Ritu Sood ,  Madhukar Tallam

    IPC: G06F12/14

    CPC classification number: G06F12/1009 ,  G06F2212/151

    Abstract: Embodiments of techniques and systems for using substitute virtualized-memory page tables are described. In embodiments, a virtual machine monitor (VMM) may determine that a virtualized memory access to be performed by an instruction executing on a guest software virtual machine is not allowed in accordance with a current virtualized-memory page table (VMPT). The VMM may select a substitute VMPT that permits the virtualized memory access, In scenarios where a data access length for the instruction is known, the substitute VMPT may include full execute, read, and write permissions for the entire guest software address space. In scenarios where a data access length for the instruction is not known, the substitute VMPT may include less than full execute, read, and write permissions for the entire guest software address space, and may be modified to allow the requested virtualized memory access. Other embodiments may be described and claimed.

    Abstract translation: 描述了使用替代虚拟化内存页表的技术和系统的实施例。 在实施例中，虚拟机监视器（VMM）可以根据当前的虚拟存储器页表（VMPT）来确定不允许通过在客户软件虚拟机上执行的指令执行的虚拟化存储器访问。 VMM可以选择允许虚拟化存储器访问的替代VMPT。在已知指令的数据访问长度的情况下，替代VMPT可以包括整个客户软件地址空间的完全执行，读取和写入权限。 在不知道指令的数据访问长度的情况下，替代VMPT可以包括对于整个客户软件地址空间的小于完全执行，读取和写入许可，并且可以被修改以允许所请求的虚拟存储器访问。 可以描述和要求保护其他实施例。

    TECHNOLOGIES FOR MULTI-LEVEL VIRTUALIZATION
    7.
    发明申请
    TECHNOLOGIES FOR MULTI-LEVEL VIRTUALIZATION 有权

    公开(公告)号：US20170090963A1

    公开(公告)日：2017-03-30

    申请号：US14866187

    申请日：2015-09-25

    Applicant: Intel Corporation

    Inventor： Jun Nakajima ,  Asit K. Mallick ,  Harshawardhan Vipat ,  Madhukar Tallam ,  Manohar R. Castelino

    IPC: G06F9/455

    CPC classification number: G06F9/45558 ,  G06F2009/45575 ,  G06F2009/45579 ,  G06F2009/45583

    Abstract: Technologies for multi-level virtualization include a computing device having a processor that supports a root virtualization mode and a non-root virtualization mode. A non-root hypervisor determines whether it is executed under control of a root hypervisor, and if so, registers a callback handler and trigger conditions with the root hypervisor. The non-root hypervisor hosts one or more virtual machines. In response to a virtual machine exit, the root hypervisor determines whether a callback handler has been registered for the virtual machine exit reason and, if so, evaluates the trigger conditions associated with the callback handler. If the trigger conditions are satisfied, the root hypervisor invokes the callback handler. The callback handler may update a virtual virtualization support object based on changes made by the root hypervisor to a virtualization support object. The root hypervisor may invoke the callback handler in the non-root virtualization mode. Other embodiments are described and claimed.

    Technologies for multi-level virtualization
    8.
    发明授权
    Technologies for multi-level virtualization 有权

    公开(公告)号：US09747123B2

    公开(公告)日：2017-08-29

    申请号：US14866187

    申请日：2015-09-25

    Applicant: Intel Corporation

    Inventor： Jun Nakajima ,  Asit K. Mallick ,  Harshawardhan Vipat ,  Madhukar Tallam ,  Manohar R. Castelino

    IPC: G06F9/455

    CPC classification number: G06F9/45558 ,  G06F2009/45575 ,  G06F2009/45579 ,  G06F2009/45583

    Abstract: Technologies for multi-level virtualization include a computing device having a processor that supports a root virtualization mode and a non-root virtualization mode. A non-root hypervisor determines whether it is executed under control of a root hypervisor, and if so, registers a callback handler and trigger conditions with the root hypervisor. The non-root hypervisor hosts one or more virtual machines. In response to a virtual machine exit, the root hypervisor determines whether a callback handler has been registered for the virtual machine exit reason and, if so, evaluates the trigger conditions associated with the callback handler. If the trigger conditions are satisfied, the root hypervisor invokes the callback handler. The callback handler may update a virtual virtualization support object based on changes made by the root hypervisor to a virtualization support object. The root hypervisor may invoke the callback handler in the non-root virtualization mode. Other embodiments are described and claimed.

    CONTROLLING ACCESS TO GROUPS OF MEMORY PAGES IN A VIRTUALIZED ENVIRONMENT
    10.
    发明申请
    CONTROLLING ACCESS TO GROUPS OF MEMORY PAGES IN A VIRTUALIZED ENVIRONMENT 审中-公开
    控制虚拟环境中存储器页面组的访问

    公开(公告)号：US20150301947A1

    公开(公告)日：2015-10-22

    申请号：US14755355

    申请日：2015-06-30

    Applicant: Intel Corporation

    Inventor： Baohong Liu ,  Ritu Sood ,  Kuo-Lang Tseng ,  Madhukar Tallam

    IPC: G06F12/10 ,  G06F9/455

    CPC classification number: G06F12/1009 ,  G06F9/45558 ,  G06F12/1036 ,  G06F12/109 ,  G06F12/145 ,  G06F2009/45583 ,  G06F2212/151 ,  G06F2212/657

    Abstract: Embodiments of an invention for controlling access to groups of memory pages in a virtualized environment are disclosed. In one embodiment, a processor includes a virtualization unit and a memory management unit. The virtualization unit is to transfer control of the processor to a virtual machine. The memory management unit is to perform, in response to an attempt to execute on the virtual machine an instruction stored on a first page, a page walk through a paging structure to find a second page and to allow access to the second page without exiting the virtual machine based at least in part on a bit being set in a leaf level entry corresponding to the second page in the paging structure and a corresponding bit being set in each entry corresponding to the first page in each level of the paging structure.

    Abstract translation: 公开了一种用于控制对虚拟化环境中的存储器页组的访问的发明的实施例。 在一个实施例中，处理器包括虚拟化单元和存储器管理单元。 虚拟化单元将处理器的控制转移到虚拟机。 存储器管理单元响应于尝试在虚拟机上执行存储在第一页面上的指令，执行通过寻呼结构寻找第二页面的页面，并且允许访问第二页面而不退出 虚拟机至少部分地基于在寻呼结构中对应于第二页的叶级别条目中设置一个位，并且在与寻呼结构的每个级别中的第一页对应的每个条目中设置相应的位。

Patent Agency Ranking