REAL-TIME POWER METER FOR OPTIMIZING PROCESSOR POWER MANAGEMENT

    公开(公告)号:US20210334187A1

    公开(公告)日:2021-10-28

    申请号:US16860967

    申请日:2020-04-28

    Abstract: A scheme is provided for a processor to measure or estimate the dynamic capacitance (Cdyn) associated with an executing application and take a proportional throttling action. Proportional throttling has significantly less impact on performance and hence presents an opportunity to get back the lost bins and proportionally clip power if it exceeds a specification threshold. The ability to infer a magnitude of power excursion of a power virus event (and hence, the real Cdyn) above a set power threshold limit enables the processor to proportionally adjust the processor operating frequency to bring it back under the limit. With this scheme, the processor distinguishes a small power excursion versus a large one and reacts proportionally, yielding better performance.

    Real-time power meter for optimizing processor power management

    公开(公告)号:US12124350B2

    公开(公告)日:2024-10-22

    申请号:US16860967

    申请日:2020-04-28

    CPC classification number: G06F11/3062 G06F1/08 G06F1/3296 G06F11/3024

    Abstract: A scheme is provided for a processor to measure or estimate the dynamic capacitance (Cdyn) associated with an executing application and take a proportional throttling action. Proportional throttling has significantly less impact on performance and hence presents an opportunity to get back the lost bins and proportionally clip power if it exceeds a specification threshold. The ability to infer a magnitude of power excursion of a power virus event (and hence, the real Cdyn) above a set power threshold limit enables the processor to proportionally adjust the processor operating frequency to bring it back under the limit. With this scheme, the processor distinguishes a small power excursion versus a large one and reacts proportionally, yielding better performance.

Patent Agency Ranking