公开(公告)号：US20190041966A1

公开(公告)日：2019-02-07

申请号：US16025955

申请日：2018-07-02

Applicant: Intel Corporation

Inventor： EFRAIM ROTEM ,  OREN LAMDAN ,  ALON NAVEH

IPC: G06F1/32 ,  G06F12/0875 ,  G06F1/20 ,  G06F12/0862 ,  G06F9/38 ,  G06F9/30

Abstract: For one disclosed embodiment, a processor comprises a plurality of processor cores to operate at variable performance levels. One of the plurality of processor cores may operate at one time at a performance level different than a performance level at which another one of the plurality of processor cores may operate at the one time. The plurality of processor cores are in a same package. Logic of the processor is to set one or more operating parameters for one or more of the plurality of processor cores. Logic of the processor is to monitor activity of one or more of the plurality of processor cores. Logic of the processor is to constrain power of one or more of the plurality of processor cores based at least in part on the monitored activity. The logic to constrain power is to limit a frequency at which one or more of the plurality of processor cores may be set. Other embodiments are also disclosed.