-
公开(公告)号:US20100162074A1
公开(公告)日:2010-06-24
申请号:US12642463
申请日:2009-12-18
申请人: Jong-Ee OH , Minho CHEONG , Yu-Ro LEE , Sok-Kyu LEE , Yongho LEE
发明人: Jong-Ee OH , Minho CHEONG , Yu-Ro LEE , Sok-Kyu LEE , Yongho LEE
CPC分类号: H03M13/116 , H03M13/6527 , H03M13/6544 , H04L1/0041 , H04L1/0057
摘要: A high-speed quasi-cyclic low density parity check (QC-LDPC) coding apparatus for coding inputted information into a generator matrix having a dual diagonal matrix format includes: a parity bit generation unit configured to generate an arbitrary parity bit; a temporary parity bit generation unit configured to constitute the inputted information with circulants, and shift and combine the respective circulants at each row to generate a temporary parity bit; a corrected bit generation unit configured to generate corrected bits of parity bits by using an output of the temporary parity bit generation unit; and a parity bit correction unit configured to correct the temporary parity bit by reflecting an output of the corrected bit generation unit to the output of the temporary parity bit generation unit.
摘要翻译: 用于将输入的信息编码成具有双对角矩阵格式的生成矩阵的高速准循环低密度奇偶校验(QC-LDPC)编码装置包括:奇偶校验位生成单元,被配置为生成任意奇偶校验位; 临时奇偶校验位生成单元,被配置为构成具有循环的输入信息,并且移位并组合各行的各个循环以产生临时奇偶校验位; 校正位生成单元,其通过使用所述临时奇偶校验位生成单元的输出来生成校正位的校验位; 以及奇偶校验位校正单元,被配置为通过将校正的位生成单元的输出反映到临时奇偶校验位产生单元的输出来校正临时奇偶校验位。