摘要:
A radio receiver front-end includes a tunable antenna interface and a low noise amplifying section. The tunable antenna interface is operably coupled to receive a wide bandwidth signal from an antenna, wherein the wide bandwidth signal includes a plurality of channel signals, and wherein the tunable antenna interface is tuned to pass a selected one of the plurality of channel signals substantially unattenuated and to attenuate remaining ones of the plurality of channel signals to produce a filtered wide bandwidth signal. The low noise amplifying section is operably coupled to amplify the filtered wide bandwidth signal to produce a filtered and amplified wide bandwidth signal.
摘要:
A handheld audio system having a radio signal decoder that includes a method for adjusting a system clock. Adjusting the system clock includes receiving a signal at a rate of a receive clock, wherein the signal includes data at a transmit rate. An error term is determined between the receive rate and the transmit rate. Based on the receive clock and the error term, where the error term is non-zero, a clock signal is generated.
摘要:
A method for signal strength detection begins by comparing a signal strength representation of a signal with a signal strength representation of a reference signal. The method continues by adjusting, when the signal strength representation of the signal compares unfavorably with the signal strength representation of the reference signal, at least one of the signal strength representation of the signal and the signal strength representation of the reference signal until the signal strength representation of the signal compares favorably with the signal strength representation of the reference signal. The method continues by determining signal strength of the signal based on the adjusting of the signal strength representation of the signal and signal strength of the reference signal.
摘要:
A receiver includes a mixing module for mixing an input signal by at least one mixing sequence to produce a mixed signal. The mixed signal is filtered to produce a first filtered signal. A first downsampler downsamples the first filtered signal to produce a first decimated signal, wherein the decimation period is not a multiple of the mixing period.
摘要:
A controlled sampling module samples an input signal from an input device and a reference signal. The controlled sampling module includes a plurality of sample capacitors, a switching network, and a switch control module for controlling the switching network. The switching network couples a first capacitor of the plurality of capacitors to the reference signal during a first phase, and to the input signal during a second phase, such that a charge on the first capacitor remaining at an end of the first phase is cancelled during the second phase.
摘要:
A mixing module includes a plurality of switched sample modules operably for generating a corresponding plurality of samples of an analog input signal in response to a control signal. A control module generates a mixing sequence and a control signal based on the mixing sequence, the control signal including a sequence of sample positions at a sampling clock rate and a sequence of scale factors, the sequence of scale factors based on an oscillation, wherein the sampling clock has a sample period and wherein the sequence of sample positions repeats at a sample position period greater than a sample interval, the sample interval equal to the sample period times the number of the plurality of switched sample circuits.
摘要:
A low power radio transmitter includes an intermediate frequency stage, signal-to-pulse conversion module, and a power amplifier. The intermediate frequency stage up-converts the frequency of a base-band digital signal into an N-bit signal at the intermediate frequency. The signal-to-pulse conversion module converts the N-bit signal at the intermediate frequency into a pulse signal of M-bits at the radio frequency. As such, the signal-to-pulse conversion module is taking an N-bit signal (e.g., an 8-bit digital signal) and converting it into an M-bit pulse signal (e.g., a 1-bit pulse stream). Accordingly, the M-bit signal at the radio frequency is essentially a square-wave, which has a peak to average ratio of zero, is subsequently amplified by the power amplifier.
摘要:
A radio receiver includes a low-noise amplifier, pulse-to-signal conversion module, and intermediate frequency stage. The low-noise amplifier is operably coupled to receive and amplify an M-bit signal at a radio frequency. The M-bit signal at a radio frequency is representative of a pulse signal that is carried on a radio frequency. The pulse-to-signal conversion module demodulates the M-bit signal to produce an N-bit signal at an intermediate frequency. For example, the pulse-to-signal conversion module performs pulse-width demodulation, pulse-density demodulation, or pulse-position demodulation to recapture the N-bit signal. The intermediate frequency stage steps down the frequency of the N-bit signal to produce a base-band digital signal.
摘要:
An integrated circuit includes a radio receiver for receiving a received radio signal having a plurality of channel signals, each of the plurality of channel signals being modulated at one of a corresponding plurality of carrier frequencies. The radio receiver converts a selected one of the plurality of channel signals into a demodulated signal. An interface clock generator generates a first interface clock at a first interface clock frequency that varies based on the selected one of the plurality of channel signals. The first interface clock frequency, and integer multiples of the first clock frequency are not substantially equal to the carrier frequency of the selected one of the plurality of channel signals. A driver module drives a device interface with a device based on the first interface clock.
摘要:
The present invention provides a method to adjustably sample a first digitized signal having a first data rate to produce a second digitized signal having a second data rate. This involves processing the second digitized signal to produce an output signal having a timing component contained therein. An error sensing module determines a timing error between the timing component and a digitized reference period. Then this timing error is used to produce a feedback signal that is applied to the sample timing of the first digitized signal. This allows the second digitized signal to be processed using a time domain associated with the second data rate.