中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

8 records (took 0.015 seconds)

    Method and apparatus for offset correction in SAR ADC with reduced capacitor array DAC
    1.
    发明授权
    Method and apparatus for offset correction in SAR ADC with reduced capacitor array DAC 有权

    公开(公告)号：US10581443B2

    公开(公告)日：2020-03-03

    申请号：US16173289

    申请日：2018-10-29

    Applicant: Microchip Technology Incorporated

    Inventor： Anders Vinje ,  Ivar Løkken

    IPC: H03M1/06 ,  H03M1/10 ,  H03M1/46

    Abstract: Offset correction in a differential successive approximation register (SAR) analog-to-digital converter (ADC) is accomplished with a capacitor-reduced digital-to-analog converter (DAC) topology to enable offset correction without the need for a dedicated compensation DAC. This eliminates addition analog circuitry and die area. To perform the offset correction, the differential SAR ADC couples together inputs thereof to create an offset voltage, converts the offset voltage into a digital representation thereof, stores the digital representation of the offset voltage in an offset register, and corrects for the offset voltage by generating an offset compensation voltage with the capacitor-reduced array DAC controlled by the digital representation stored in the offset register. The digital representation controls scaling of reference voltages to the reduced capacitor array DAC associated with a least-significant-bit (LSB) of the differential SAR ADC.

    METHOD AND APPARATUS FOR OFFSET CORRECTION IN SAR ADC WITH REDUCED CAPACITOR ARRAY DAC
    2.
    发明申请
    METHOD AND APPARATUS FOR OFFSET CORRECTION IN SAR ADC WITH REDUCED CAPACITOR ARRAY DAC 审中-公开

    公开(公告)号：US20190131986A1

    公开(公告)日：2019-05-02

    申请号：US16173289

    申请日：2018-10-29

    Applicant: Microchip Technology Incorporated

    Inventor： Anders Vinje ,  Ivar Løkken

    IPC: H03M1/06

    Abstract: Offset correction in a differential successive approximation register (SAR) analog-to-digital converter (ADC) is accomplished with a capacitor-reduced digital-to-analog converter (DAC) topology to enable offset correction without the need for a dedicated compensation DAC. This eliminates addition analog circuitry and die area. To perform the offset correction, the differential SAR ADC couples together inputs thereof to create an offset voltage, converts the offset voltage into a digital representation thereof, stores the digital representation of the offset voltage in an offset register, and corrects for the offset voltage by generating an offset compensation voltage with the capacitor-reduced array DAC controlled by the digital representation stored in the offset register. The digital representation controls scaling of reference voltages to the reduced capacitor array DAC associated with a least-significant-bit (LSB) of the differential SAR ADC.

    Method and apparatus for enabling wide input common-mode range in SAR ADCS with no additional active circuitry
    5.
    发明授权
    Method and apparatus for enabling wide input common-mode range in SAR ADCS with no additional active circuitry 有权

    公开(公告)号：US10547321B2

    公开(公告)日：2020-01-28

    申请号：US16166733

    申请日：2018-10-22

    Applicant: Microchip Technology Incorporated

    Inventor： Anders Vinje ,  Ivar Løkken

    IPC: H03M1/46 ,  H03M1/18 ,  H03M1/12

    Abstract: A differential successive approximation register (SAR) analog-to-digital converter (ADC) with wide input common-mode range adds one step to its conversion process. No additional circuitry is required for full rail-to-rail common mode voltage operation. In a first step the top-plate nodes vcp and vcn may be reset to a fixed voltage vcm. Then in a next step sampling may be performed while leaving vcp and vcn floating but shorted. Whereby a single node vx is formed, which provides for simple capacitive voltage division. Thereafter a standard sequential SAR bit-by-bit analog-to-digital conversion is performed. the voltage at node vx will follow vcmin during the entire sampling phase, with a limitation in rate of change only limited by the RC time constant of the shorting switch and the sampling capacitors. This will have much higher bandwidth than any active OTA-based tracking circuit.

    METHOD AND APPARATUS FOR ENABLING WIDE INPUT COMMON-MODE RANGE IN SAR ADCS WITH NO ADDITIONAL ACTIVE CIRCUITRY
    8.
    发明申请
    METHOD AND APPARATUS FOR ENABLING WIDE INPUT COMMON-MODE RANGE IN SAR ADCS WITH NO ADDITIONAL ACTIVE CIRCUITRY 审中-公开

    公开(公告)号：US20190123758A1

    公开(公告)日：2019-04-25

    申请号：US16166733

    申请日：2018-10-22

    Applicant: Microchip Technology Incorporated

    Inventor： Anders Vinje ,  IVAR LØKKEN

    IPC: H03M1/46 ,  H03M1/12 ,  H03M1/18

    Abstract: A differential successive approximation register (SAR) analog-to-digital converter (ADC) with wide input common-mode range adds one step to its conversion process. No additional circuitry is required for full rail-to-rail common mode voltage operation. In a first step the top-plate nodes vcp and vcn may be reset to a fixed voltage vcm. Then in a next step sampling may be performed while leaving vcp and vcn floating but shorted. Whereby a single node vx is formed, which provides for simple capacitive voltage division. Thereafter a standard sequential SAR bit-by-bit analog-to-digital conversion is performed. the voltage at node vx will follow vcmin during the entire sampling phase, with a limitation in rate of change only limited by the RC time constant of the shorting switch and the sampling capacitors. This will have much higher bandwidth than any active OTA-based tracking circuit.

Patent Agency Ranking