-
公开(公告)号:US20230137866A1
公开(公告)日:2023-05-04
申请号:US17974799
申请日:2022-10-27
Applicant: Micron Technology, Inc.
Inventor: Jeremy Binfet , Violante Moschiano , James Fitzpatrick , Kishore Kumar Muccherla , Jeffrey S. McNeil , Phong Sy Nguyen
IPC: G06F3/06
Abstract: A memory device comprising an array of memory cells organized into a set of sub-blocks and a set of wordlines. Control logic is operatively coupled with the array of memory cells, the control logic to perform operations including: receiving a program command from a processing device, the program command including information indicative of a physical address associated with a retired wordline of the set of wordlines; in response to detecting the information within the program command, generating dummy data that is one of pseudo-random data, all one values, or all zero values; and causing the dummy data to be programmed to memory cells of multiple sub-blocks of the set of sub-blocks that are selectively connected to the retired wordline.
-
公开(公告)号:US20250028447A1
公开(公告)日:2025-01-23
申请号:US18906876
申请日:2024-10-04
Applicant: Micron Technology, Inc.
Inventor: Jeremy Binfet , Violante Moschiano , James Fitzpatrick , Kishore Kumar Muccherla , Jeffrey S. McNeil , Phong Sy Nguyen
IPC: G06F3/06
Abstract: A memory device includes an array of memory cells associated with a plurality of wordlines and control logic operatively coupled with the array of memory cells. The control logic can receive a program command comprising a digital value indicating that a physical address of the program command corresponds to a retired wordline of the plurality of wordlines. The control logic can generate dummy data in response to detecting the digital value within the program command. The memory logic can cause the dummy data to be programmed to memory cells that are selectively coupled to the retired wordline.
-
公开(公告)号:US12141437B2
公开(公告)日:2024-11-12
申请号:US17974799
申请日:2022-10-27
Applicant: Micron Technology, Inc.
Inventor: Jeremy Binfet , Violante Moschiano , James Fitzpatrick , Kishore Kumar Muccherla , Jeffrey S. McNeil , Phong Sy Nguyen
IPC: G06F3/06
Abstract: A memory device comprising an array of memory cells organized into a set of sub-blocks and a set of wordlines. Control logic is operatively coupled with the array of memory cells, the control logic to perform operations including: receiving a program command from a processing device, the program command including information indicative of a physical address associated with a retired wordline of the set of wordlines; in response to detecting the information within the program command, generating dummy data that is one of pseudo-random data, all one values, or all zero values; and causing the dummy data to be programmed to memory cells of multiple sub-blocks of the set of sub-blocks that are selectively connected to the retired wordline.
-
-