REDUCING PARTIAL BLOCK PROGRAMMING USING DYNAMIC TRIM SETTINGS

    公开(公告)号:US20240412803A1

    公开(公告)日:2024-12-12

    申请号:US18676267

    申请日:2024-05-28

    Abstract: Exemplary methods, apparatuses, and systems write data to a first wordline of a partially programmed block of memory. A second wordline of the block is determined to fail to satisfy a first margin threshold by comparing a first voltage threshold of the second wordline to a reference voltage. In response to the second wordline failing to satisfy the first margin threshold, a second margin test is applied to the block. In response to determining the block passed the second margin test, data is written in a subsequent write operation to the block using an adjusted trim setting.

Patent Agency Ranking