Direct network access by a memory mapped peripheral device for scheduled data transfer on the network

    公开(公告)号:US12066971B2

    公开(公告)日:2024-08-20

    申请号:US17669708

    申请日:2022-02-11

    CPC classification number: G06F13/4282 G06F9/4881 G06F9/542 G06F13/1673

    Abstract: A network interface peripheral device (NIP) may include a network interface for communicating with a network, and an interconnect interface for communicating with a processor subsystem. First buffers in the NIP may hold data received from and/or distributed to peer peripherals by the NIP, and second buffers may hold payload data of scheduled data streams transmitted to and/or received from the network by the NIP. Payload data from the data in the first buffers may be stored in the second buffers and transmitted to the network according to transmit events generated based on a received schedule. Data may be received from the network according to receive events generated based on the received schedule, and distributed from the second buffers to the first buffers. A centralized system configuration entity may generate the schedule, manage configuration of the NIP, and coordinate the internal configuration of the NIP with a network configuration flow.

    Direct Network Access by a Memory Mapped Peripheral Device for Scheduled Data Transfer on the Network

    公开(公告)号:US20220164306A1

    公开(公告)日:2022-05-26

    申请号:US17669708

    申请日:2022-02-11

    Abstract: A network interface peripheral device (NIP) may include a network interface for communicating with a network, and an interconnect interface for communicating with a processor subsystem. First buffers in the NIP may hold data received from and/or distributed to peer peripherals by the NIP, and second buffers may hold payload data of scheduled data streams transmitted to and/or received from the network by the NIP. Payload data from the data in the first buffers may be stored in the second buffers and transmitted to the network according to transmit events generated based on a received schedule. Data may be received from the network according to receive events generated based on the received schedule, and distributed from the second buffers to the first buffers. A centralized system configuration entity may generate the schedule, manage configuration of the NIP, and coordinate the internal configuration of the NIP with a network configuration flow.

    Direct Network Access by a Memory Mapped Peripheral Device for Scheduled Data Transfer on the Network

    公开(公告)号:US20180276175A1

    公开(公告)日:2018-09-27

    申请号:US15466150

    申请日:2017-03-22

    CPC classification number: G06F13/4282 G06F9/4881 G06F9/542 G06F13/1673

    Abstract: A network interface peripheral device (NIP) may include a network interface for communicating with a network, and an interconnect interface for communicating with a processor subsystem. Peripheral data buffers (PDBs) in the NIP may hold data received from and/or distributed to peer peripherals by the NIP, and network data buffers (NDBs) may hold payload data of scheduled data streams transmitted to and/or received from the network by the NIP. A data handler in the NIP may generate the payload data from the data in the PDBs, and store the payload data in the NDBs according to scheduled data handler transmit events. The data handler may obtain the data from the payload data in the NDBs and store the obtained data in the PDBs according to scheduled data handler receive events. The NIP may include a mirrored finite state machine operating at the device level (of a device that may include the NIP) and controlled by a centralized system configuration entity to manage configuration of the NIP and coordinate the internal configuration of the NIP with a network configuration flow.

Patent Agency Ranking