SYSTEMS AND METHODS FOR IMPROVING EFFICIENCY IN A POWER MANAGEMENT CIRCUIT

    公开(公告)号:US20240339918A1

    公开(公告)日:2024-10-10

    申请号:US18616740

    申请日:2024-03-26

    Applicant: Qorvo US, Inc.

    CPC classification number: H02M1/0048 H02M1/44 H02M3/155

    Abstract: Systems and methods for improving efficiency in a power management circuit are disclosed. In one aspect, a ping-pong sample and hold circuit smooth transitions from buck to boost (and vice versa) modes of operation for a direct current-to-direct current (DC-DC) converter in the power management circuit. The ping-pong sample and hold circuit provide a ramp compensation for each clock cycle, where transitions are smoothed by holding the last value used from the previous mode of operation. In a second aspect, a current sensor is used that integrates a current value to provide a base feedback loop for the DC-DC converter and may use various compensation factors to provide a proper ramp signal for the DC-DC converter.

    PROTECTION CIRCUIT FOR ACOUSTIC FILTER AND POWER AMPLIFIER STAGE

    公开(公告)号:US20250023524A1

    公开(公告)日:2025-01-16

    申请号:US18899554

    申请日:2024-09-27

    Applicant: Qorvo US, Inc.

    Abstract: A protection circuit for an acoustic filter and/or a power amplifier is disclosed. In one aspect, the protection circuit includes a bidirectional coupler that helps secure a measurement of power at an antenna. The power measurement is compared to a threshold by a detector, and if the power measurement is above the threshold, a signal is sent that causes debiasing of a power amplifier stage, which reduces power levels of signals being amplified by the power amplifier stage and correspondingly lowers the power level going through a filter associated with the power amplifier stage. By lowering the power level going through the power amplifier stage and the filter, both elements are protected against overpower conditions, allowing functionality to be maintained.

    POWER PROTECTION LOOP FOR AMPLIFIER CHAIN ELEMENTS

    公开(公告)号:US20230387867A1

    公开(公告)日:2023-11-30

    申请号:US18130990

    申请日:2023-04-05

    Applicant: Qorvo US, Inc.

    CPC classification number: H03F1/52 H03F3/21 H03F2200/171 H03F2200/426

    Abstract: Power protection loops for amplifier chain elements are disclosed. In one aspect, an amplifier chain may have a power detection circuit detect power within the amplifier chain. When the power exceeds a threshold, a control circuit limits amplification provided by amplifier element(s) within the amplifier chain to throttle or lower power levels within the amplifier chain, thereby protecting elements within the amplifier chain. In this fashion, not only may the amplifier element(s) be protected, but also acoustic filter elements may be protected. The threshold used to throttle or lower the power levels may be based on one or more of: a supply voltage, a sensed temperature, and a mode (e.g., 2G, 3G, 4G, 5G). By protecting these elements, these elements survive power surges instead of failing.

    PROTECTION CIRCUIT FOR ACOUSTIC FILTER AND POWER AMPLIFIER STAGE

    公开(公告)号:US20230246601A1

    公开(公告)日:2023-08-03

    申请号:US17589078

    申请日:2022-01-31

    Applicant: Qorvo US, Inc.

    Abstract: A protection circuit for an acoustic filter and/or a power amplifier is disclosed. In one aspect, the protection circuit includes a bidirectional coupler that helps secure a measurement of power at an antenna. The power measurement is compared to a threshold by a detector, and if the power measurement is above the threshold, a signal is sent that causes debiasing of a power amplifier stage, which reduces power levels of signals being amplified by the power amplifier stage and correspondingly lowers the power level going through a filter associated with the power amplifier stage. By lowering the power level going through the power amplifier stage and the filter, both elements are protected against over power conditions allowing functionality to be maintained.

    CASCODE POWER AMPLIFICATION CIRCUITS, INCLUDING PROTECTION VOLTAGE CIRCUITS

    公开(公告)号:US20250096740A1

    公开(公告)日:2025-03-20

    申请号:US18729627

    申请日:2023-02-03

    Applicant: Qorvo US, Inc.

    Abstract: A power amplification circuit (600) includes an amplifier circuit (100) and a circuit (602) protecting the amplifier circuit (100) from destructive voltage. The amplifier circuit includes a first cascode transistor (104(1)) coupled to an output node, a last cascode transistor (104(5)) coupled to a reference voltage node (GND), and one or more cascode transistors (104(2)-104(4)) coupled between the first cascode transistor (104(1)) and the last cascode transistor (104(5)). Circuit protecting the amplifier circuit (100) may include a protection circuit (602) to provide a feedback signal to a bias circuit (606) to reduce the bias voltage on the last cascode transistor (104(5)) and/or a stress control circuit (604) coupled to a control terminal of the first cascode transistor (104(1)) to increase the bias voltage on a control terminal of the first cascode transistor (104(1)) to avoid a destructive voltage.

    Protection circuit for acoustic filter and power amplifier stage

    公开(公告)号:US12170507B2

    公开(公告)日:2024-12-17

    申请号:US17589078

    申请日:2022-01-31

    Applicant: Qorvo US, Inc.

    Abstract: A protection circuit for an acoustic filter and/or a power amplifier is disclosed. In one aspect, the protection circuit includes a bidirectional coupler that helps secure a measurement of power at an antenna. The power measurement is compared to a threshold by a detector, and if the power measurement is above the threshold, a signal is sent that causes debiasing of a power amplifier stage, which reduces power levels of signals being amplified by the power amplifier stage and correspondingly lowers the power level going through a filter associated with the power amplifier stage. By lowering the power level going through the power amplifier stage and the filter, both elements are protected against over power conditions allowing functionality to be maintained.

    DYNAMIC CURRENT LIMITS FOR DIRECT CURRENT-TO-DIRECT CURRENT (DC-DC) CONVERTERS

    公开(公告)号:US20240356424A1

    公开(公告)日:2024-10-24

    申请号:US18627584

    申请日:2024-04-05

    Applicant: Qorvo US, Inc.

    CPC classification number: H02M1/0003 H02M3/155 H03F3/245

    Abstract: Systems and methods for dynamic current limits for direct current-to-direct current (DC-DC) converters are disclosed. In one aspect, a DC-DC converter (e.g., a buck-boost converter) having dual current and voltage feedback loops is provided. Information from the voltage feedback loop may be used to set a reference level for the current feedback loop. This information may be further based on information from a ramp compensation circuit and a current limiting circuit. The accumulated information may then be combined with another output from the ramp compensation circuit to control the DC-DC converter. The combination of feedback and elements provides an opportunity to sculpt a voltage output of the DC-DC converter to avoid over and undershooting a target output.

Patent Agency Ranking