公开(公告)号：US4866676A

公开(公告)日：1989-09-12

申请号：US172514

申请日：1988-03-24

申请人： Richard D. Crisp ,  George P. Hoekstra ,  George G. Watkins

发明人： Richard D. Crisp ,  George P. Hoekstra ,  George G. Watkins

IPC分类号： G11C11/413 ,  G11C11/401 ,  G11C29/00 ,  G11C29/04 ,  G11C29/24 ,  G11C29/36

CPC分类号： G11C29/78 ,  G11C29/24 ,  G11C29/36

摘要： A read/write memory has bit line pairs variously having a first or a second true/complement orientation. Data is selectively coupled to and from the bit line pairs to and from a data line pair via a column decoder. The memory has redundant bit line pairs aligned in the first true/complement arrangement. When a redundant bit line pair is implemented, the logic state of the data is inverted both for reading and for writing if the replaced bit line pair is of the second true/complement orientation. This results in the voltage impressed onto the memory cell for a given logic state is the same for the redundant bit line pair as for the bit line pair that it replaced.