-
公开(公告)号:US11996857B2
公开(公告)日:2024-05-28
申请号:US17827135
申请日:2022-05-27
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Sungno Lee , Heechang Hwang , Yongki Lee , Kyoungjun Moon , Hyochul Shin , Michael Choi
IPC: H03M1/10
CPC classification number: H03M1/1014
Abstract: An analog-to-digital conversion circuit includes analog-to-digital converters (ADCs) including a target analog-to-digital converter (ADC) providing second data samples, a first adjacent ADC providing first data samples, and a second adjacent ADC providing third data samples. The ADCs perform an analog-to-digital conversion using a time-interleaving approach in response to clock signals having different phases and including a reference clock signal. A timing calibration circuit includes a relative time skew generator generating a relative time skew and an absolute time skew generator generate an absolute time skew. A clock generator adjusts at least one phase of the clock signals based on the absolute time skew.
-
公开(公告)号:US11190202B2
公开(公告)日:2021-11-30
申请号:US17000665
申请日:2020-08-24
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Kyoungjun Moon , Dongryeol Oh , Youngjae Cho , Michael Choi
Abstract: An analog-to-digital converter includes: a voltage-current converter receiving an analog input voltage, generating a first digital signal from the analog input voltage, and outputting a residual current remaining after the first digital signal; a current-time converter converting the residual current into a current time in a time domain; and a time-digital converter receiving the residual time, and generating a second digital signal from the residual time, wherein the first digital signal and the second digital signal are sequences of digital codes representing respective signal levels of the analog input voltage.
-
公开(公告)号:US11606101B2
公开(公告)日:2023-03-14
申请号:US17406193
申请日:2021-08-19
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Kyoungjun Moon , Dongryeol Oh , Younghyo Park , Youngjae Cho , Michael Choi
Abstract: An analog-to-digital converter (ADC) includes a coarse ADC that receives an analog input voltage, generates a first digital signal based on the analog input voltage using a successive approximation register (SAR) method, and outputs a residual voltage remaining after the first digital signal is generated. The ADC further includes an amplifier that receives the residual voltage and a test voltage, generates a residual current by amplifying the residual voltage by a predetermined gain, and generates a test current by amplifying the test voltage by the gain. The ADC further includes a fine ADC that receives the residual current and generates a second digital signal based on the residual current using the SAR method, and an auxiliary path that receives the test current and generates a gain correction signal based on the test current. The gain of the amplifier is adjusted based on the gain correction signal.
-
公开(公告)号:US11581896B2
公开(公告)日:2023-02-14
申请号:US17474501
申请日:2021-09-14
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Kyoungjun Moon , Dongryeol Oh , Youngjae Cho , Michael Choi
Abstract: An analog-to-digital converter includes: a voltage-current converter receiving an analog input voltage, generating a first digital signal from the analog input voltage, and outputting a residual current remaining after the first digital signal; a current-time converter converting the residual current into a current time in a time domain; and a time-digital converter receiving the residual time, and generating a second digital signal from the residual time, wherein the first digital signal and the second digital signal are sequences of digital codes representing respective signal levels of the analog input voltage.
-
公开(公告)号:US20210409033A1
公开(公告)日:2021-12-30
申请号:US17474501
申请日:2021-09-14
Applicant: SAMSUNG ELECTRONICS CO., LTD.
Inventor: Kyoungjun Moon , Dongryeol Oh , Youngjae Cho , Michael Choi
Abstract: An analog-to-digital converter includes: a voltage-current converter receiving an analog input voltage, generating a first digital signal from the analog input voltage, and outputting a residual current remaining after the first digital signal; a current-time converter converting the residual current into a current time in a time domain; and a time-digital converter receiving the residual time, and generating a second digital signal from the residual time, wherein the first digital signal and the second digital signal are sequences of digital codes representing respective signal levels of the analog input voltage.
-
-
-
-