公开(公告)号：US11289138B2

公开(公告)日：2022-03-29

申请号：US17104592

申请日：2020-11-25

Applicant: SAMSUNG ELECTRONICS CO., LTD.

Inventor： Young-shin Yoo ,  Min-su Kim ,  Hyun-chul Hwang

IPC: G11C7/10 ,  G11C7/22 ,  G06F3/06 ,  G11C8/10

Abstract: A memory device includes a plurality of latches arranged in a plurality of columns including a first column and a second column and in a plurality of rows, a first flip flop configured to output first data, to first latches arranged in the first column, among the plurality of latches, based on a clock, and a second flip flop configured to output second data, to second latches arranged in the second column, among the plurality of latches, based on the clock. The first flip flop is further configured to, in a lock time section in which the first latches and the second latches maintain an output regardless of an input, block output of the first data to the first latches, and the second flip flop is further configured to, in the lock time section, block output of the second data to the second latches.