-
公开(公告)号:US11443681B2
公开(公告)日:2022-09-13
申请号:US15412691
申请日:2017-01-23
Applicant: SAMSUNG DISPLAY CO., LTD.
Inventor: Cholho Kim , Gunwoo Yang , Hyunyoung Choi , Jihoon Yang , Yongwoo Lee
IPC: G09G3/20 , G09G3/3266 , G11C19/28 , G09G3/36 , G09G3/296
Abstract: A gate driver according to an exemplary embodiment of the present inventive concept includes a pull-up-pull-down circuit configured to pull up a gate signal to a high level of a first clock signal in a first duration and configured to pull down the gate signal to a low level of the first clock signal in a second duration, and a pull-down boosting circuit configured to output a first off voltage to the pull-up-pull-down part in the second duration in response to a second clock signal.
-
公开(公告)号:US20230232660A1
公开(公告)日:2023-07-20
申请号:US17891986
申请日:2022-08-19
Applicant: Samsung Display Co., Ltd.
Inventor: Kyongjun Kim , Yongbin Kim , Sohyun Shin , Gunwoo Yang , Dongjin Lee , Heejin Jeon , Hyunyoung Choi
IPC: H01L27/32 , G09G3/3233
CPC classification number: H01L27/326 , H01L27/3234 , H01L27/3272 , G09G3/3233 , G09G2300/0852 , G09G2300/0861 , G09G2300/0819 , G09G2300/0426 , G09G2320/0242 , G09G2320/0233
Abstract: A display apparatus includes a first pixel circuit and a second pixel circuit. The first pixel circuit includes a first driving transistor and a first storage capacitor having a first lower storage electrode connected to a gate of the first driving transistor and a first upper storage electrode overlapping the first lower storage electrode. The second pixel circuit includes a second driving transistor and a second storage capacitor including a second lower storage electrode connected to a gate of the second driving transistor and a second upper storage electrode overlapping the second lower storage electrode. A second overlapping area of the second lower storage electrode and the second upper storage electrode is about twice to about four times a first overlapping area of the first lower storage electrode and the first upper storage electrode.
-
公开(公告)号:US10811483B2
公开(公告)日:2020-10-20
申请号:US16168669
申请日:2018-10-23
Applicant: Samsung Display Co., Ltd.
Inventor: Hagyeong Song , Hyeondo Park , Donghyun Lee , Hyunyoung Choi
IPC: H01L27/32 , H01L51/00 , G09G3/3291 , G09G3/3266 , G09G3/3233
Abstract: A display device includes: a substrate having a first area, a second area, and a bending portion between the first area and the second area; a first conductive line extending to the first area, the bending portion, and the second area along a first direction on a plane; and a second conductive line including a first contact portion and a first connection portion, the first contact portion being connected to the first conductive line at the first area and the first connection portion overlapping the first conductive line on a plane and extending along the first direction to the first area, the bending portion, and the second area, wherein the second conductive line further includes a corrosion retardation portion extending from the first contact portion.
-
公开(公告)号:US20250087156A1
公开(公告)日:2025-03-13
申请号:US18776356
申请日:2024-07-18
Applicant: Samsung Display Co., LTD.
Inventor: Jiyoung Lee , Sohae Kim , Jisong Chae , Sanggu Lee , Yongwoo Lee , Hyunguk Cho , Hyunyoung Choi
IPC: G09G3/3233
Abstract: A pixel includes a first transistor configured to output, to an output terminal, a driving current corresponding to an amplitude of a data voltage, a second transistor connected between a gate of the first transistor and a data line, a third transistor connected between the first transistor and the second transistor, a fourth transistor connected between the first transistor and a driving voltage line, a light-emitting diode connected to the first transistor, a first capacitor connected between the gate of the first transistor and the third transistor, and a second capacitor connected between the third transistor and the driving voltage line.
-
公开(公告)号:US10255845B2
公开(公告)日:2019-04-09
申请号:US15447748
申请日:2017-03-02
Applicant: SAMSUNG DISPLAY CO., LTD.
Inventor: Cholho Kim , Gunwoo Yang , Jihoon Yang , Yongwoo Lee , Hyunyoung Choi
IPC: G09G3/20
Abstract: An N-th stage of a gate driver includes a first control circuit, a gate signal generating circuit, a carry signal generating circuit, a second control circuit, a third control circuit, and a holding circuit. The first control circuit controls a first signal in response to a first input signal. The gate signal generating circuit generates a gate signal in response to a clock signal and the first signal. The carry signal generating circuit generates a carry signal in response to the clock signal and the first signal. The second control circuit controls the first signal in response to a second input signal. The third control circuit generates a hold control signal in response to a third input signal having a frequency lower than the clock signal's. The holding circuit maintains levels of the first signal, the gate signal, and the carry signal in response to the hold control signal.
-
公开(公告)号:US10185189B2
公开(公告)日:2019-01-22
申请号:US15055323
申请日:2016-02-26
Applicant: SAMSUNG DISPLAY CO., LTD.
Inventor: Jihoon Yang , Myeongeon Kim , Cholho Kim , Keumdong Jung , Hyunyoung Choi
IPC: G02F1/1343 , G02F1/1362 , H01L27/12 , G02F1/1339
Abstract: A display device includes: a gate transmission wiring; a gate insulating layer disposed on the gate transmission wiring; and a pixel electrode and a data transmission wiring that are disposed on the gate insulating layer. When a gate signal voltage is applied to the gate transmission wiring, the gate transmission wiring may serve as a gate electrode that activates a semiconductor layer. In addition, when such a gate signal voltage is not applied thereto, the gate transmission wiring may form an electric field by a voltage difference between the gate transmission wiring and the pixel electrode, to thereby control a liquid crystal layer.
-
7.
公开(公告)号:US10108061B2
公开(公告)日:2018-10-23
申请号:US15134869
申请日:2016-04-21
Applicant: Samsung Display Co., Ltd.
Inventor: Keumdong Jung , Daecheol Kim , Seongyoung Lee , Cholho Kim , Jihoon Yang , Hyunyoung Choi
IPC: G02F1/1343 , G02F1/1362 , G02F1/1333 , G02F1/1368 , H01L27/12 , H01L29/417 , H01L29/94 , H01L31/10
Abstract: A thin-film transistor (TFT) array substrate includes a transistor disposed on a base substrate and a storage capacitor electrically connected to the transistor. The transistor includes a gate electrode, an active layer electrically insulated from the gate electrode, the active layer including a semiconductor material, and a first electrode and a second electrode disposed to be spaced apart from each other on the active layer. The storage capacitor includes a lower electrode including a light inflow path, and an upper electrode disposed to face the lower electrode and electrically connected to the second electrode.
-
-
-
-
-
-