公开(公告)号：US20190386859A1

公开(公告)日：2019-12-19

申请号：US16253589

申请日：2019-01-22

Applicant: Samsung Electronics Co., Ltd.

Inventor： June-Hee LEE ,  Byungwook CHO ,  Bongkyu KIM ,  Gun-IL KANG

IPC: H04L25/03

Abstract: An electronic device includes a reception equalizer that performs, a first equalization on a first signal based on a first coefficient, and one or more second equalizations on one or more second signals based on the first coefficient, the one or more second signals being based on a second coefficient associated with one or more characteristics of a transmission equalizer of the external device, and circuitry that iteratively sends control information generated based on the first coefficient to the external device until a termination condition is satisfied with regard to the first coefficient, the control information causing the second coefficient to be increased or decreased, the iteratively sent control information causing a first absolute value of the first coefficient corresponding to a final equalization of the one or more second equalizations to become smaller than a second absolute value of the first coefficient corresponding to the first equalization.

公开(公告)号：US20240259176A1

公开(公告)日：2024-08-01

申请号：US18241565

申请日：2023-09-01

Applicant: Samsung Electronics Co., Ltd.

Inventor： Byungwook CHO ,  Subin YIM

IPC: H04L7/00

CPC classification number: H04L7/0025 ,  H04L7/0037 ,  H04L7/0087

Abstract: A receiving device includes a delay buffer configured to receive an analog signal and output a delayed analog signal, a phase interpolator configured to output a clock signal based on a phase compensation code signal and a reference clock signal, an analog-to-digital converter group configured to output a slope type determination signal indicating a slope of the analog signal based on the analog signal and the delayed analog signal, and a clock data restorer. The clock data restorer is configured to determine a curve type associated with a plurality of digital samples from the analog-to-digital converter group. The clock data restorer also evaluates a timing of the clock signal based on the curve type and the slope type determination signal, and outputs the phase compensation code signal to move the sample timing closer to an optimum timing.

公开(公告)号：US20200064401A1

公开(公告)日：2020-02-27

申请号：US16669958

申请日：2019-10-31

Applicant: SAMSUNG ELECTRONICS CO., LTD.

Inventor： June-Hee LEE ,  Byungwook CHO ,  Bongkyu KIM

IPC: G01R31/317 ,  H04B1/16

Abstract: A receiver includes a sampler that samples first voltage levels corresponding to a first logical value of data and second voltage levels corresponding to a second logical value of the data, based on a sampling clock. An equalizer receives and adjusts the first and second voltage levels. A clock and data recovery circuit recovers the sampling clock, based on the first and second voltage levels from the equalizer. An eye opening measurement circuit: (1) tracks a first sigma level by a first step unit depending on upper voltage levels greater than a first reference voltage level among the first voltage levels, (2) tracks a second sigma level by a second step unit depending on lower voltage levels less than a second reference voltage level among the second voltage levels, and (3) calculates a difference between the first sigma level and the second sigma level.

公开(公告)号：US20190353704A1

公开(公告)日：2019-11-21

申请号：US16181241

申请日：2018-11-05

Applicant: SAMSUNG ELECTRONICS CO., LTD.

Inventor： June-Hee LEE ,  Byungwook CHO ,  Bongkyu KIM

IPC: G01R31/317 ,  H04B1/16

Abstract: A receiver includes a sampler that samples first voltage levels corresponding to a first logical value of data and second voltage levels corresponding to a second logical value of the data, based on a sampling clock. An equalizer receives and adjusts the first and second voltage levels. A clock and data recovery circuit recovers the sampling clock, based on the first and second voltage levels from the equalizer. An eye opening measurement circuit: (1) tracks a first sigma level by a first step unit depending on upper voltage levels greater than a first reference voltage level among the first voltage levels, (2) tracks a second sigma level by a second step unit depending on lower voltage levels less than a second reference voltage level among the second voltage levels, and (3) calculates a difference between the first sigma level and the second sigma level.