-
公开(公告)号:US20150228786A1
公开(公告)日:2015-08-13
申请号:US14542867
申请日:2014-11-17
Applicant: Samsung Electronics Co., Ltd.
Inventor: Wook-Yeol Yi , Ki-Hong Nam , Dong-Chan Kim , Hee-Don Hwang , Young-Min Kim , Duk-Young Jang
IPC: H01L29/78 , H01L29/423
CPC classification number: H01L29/7843 , H01L21/76224 , H01L29/4236 , H01L29/66621 , H01L29/78 , H01L29/7827 , H01L29/7846
Abstract: A semiconductor device includes a semiconductor substrate having an active region. A gate trench is disposed to cross the active region. First and second source/drain regions are disposed in the active region at both sides of the gate trench. A gate electrode is disposed in the gate trench. A gate dielectric layer is disposed between the gate electrode and the active region. A stress pattern is disposed on the gate electrode and in the gate trench. The stress pattern has a lower residual stress than silicon nitride.
Abstract translation: 半导体器件包括具有有源区的半导体衬底。 栅极沟槽被布置成越过有源区域。 第一和第二源极/漏极区域设置在栅极沟槽的两侧的有源区域中。 栅电极设置在栅极沟槽中。 栅电介质层设置在栅电极和有源区之间。 应力图案设置在栅极电极和栅极沟槽中。 应力模式比氮化硅具有更低的残余应力。