METHOD AND DEVICE FOR MONITORING DATA INTEGRITY IN SHARED MEMORY ENVIRONMENT
    1.
    发明申请
    METHOD AND DEVICE FOR MONITORING DATA INTEGRITY IN SHARED MEMORY ENVIRONMENT 审中-公开
    用于监测共享存储器环境中的数据完整性的方法和设备

    公开(公告)号:US20160196083A1

    公开(公告)日:2016-07-07

    申请号:US14911932

    申请日:2014-08-14

    IPC分类号: G06F3/06

    摘要: Provided is a method of memory access for a memory controller in an integrity monitoring system sharing memory with a host system. The memory access method may include: receiving a memory access command from a local processor of the integrity monitoring system; accessing a system memory of the host system according to the memory access command; receiving data corresponding to the memory access command from the host system; and forwarding the received data to the local processor, wherein the system memory includes a secure area, access to which is allowed when the memory controller receives a memory access command from the local processor. In a feature of the present invention, there are provided a method and apparatus that can monitor integrity of data processed in the host system in a SoC environment.

    摘要翻译: 提供了一种用于与主机系统共享存储器的完整性监视系统中的存储器控​​制器的存储器访问的方法。 存储器访问方法可以包括:从完整性监视系统的本地处理器接收存储器访问命令; 根据存储器访问命令访问主机系统的系统存储器; 从所述主机系统接收对应于所述存储器访问命令的数据; 以及将所接收的数据转发到本地处理器,其中所述系统存储器包括安全区域,当所述存储器控制器从所述本地处理器接收到存储器访问命令时,所述访问被允许。 在本发明的特征中,提供了一种可以监视在SoC环境中在主机系统中处理的数据的完整性的方法和装置。

    BINARY CODE SIMILARITY DETECTION DEVICE AND METHOD

    公开(公告)号:US20240311145A1

    公开(公告)日:2024-09-19

    申请号:US18596194

    申请日:2024-03-05

    IPC分类号: G06F8/75

    CPC分类号: G06F8/751

    摘要: A binary code similarity detection device performs a preprocessing operation of generating an assembly expression for the binary code by converting a machine language of an input binary code into an assembly language, extracting an assembly function or a command from the binary code converted to the assembly language, and detects a similarity to the assembly expression of a pre-stored binary code by inputting the assembly expression generated by the preprocessing operation to a trained model based on bidirectional encoder representations from transformers (BERT), and the trained model is generated by performing a pre-training step of causing the assembly expression to be understood and a fine-tuning step of inputting an assembly expression of a first binary code and an assembly expression of a second binary code to a pre-trained model and then fine-tuning the pre-trained model based on a similarity between the first binary code and the second binary code.