Abstract:
A light-emitting structure, a backlight module, a display module, and a display device are provided. The light-emitting structure includes a circuit substrate, including a first surface and a second surface sequentially arranged along a light-exiting direction of the light-emitting structure. The circuit substrate also includes a light-transparent substrate and a wiring structure located on a side of the light-transparent substrate in a thickness direction. The light-emitting structure also includes a plurality of light-emitting elements, arranged in an array on one of the first surface or the second surface of the circuit substrate. The plurality of the light-emitting elements is electrically connected to the wiring structure. The light-emitting structure also includes a heat sink, located on a side of the first surface of the circuit substrate. The heat sink is configured for dissipating heat generated by the plurality of the light-emitting elements.
Abstract:
The present disclosure provides a display panel and a display device. The display panel includes a plurality of sub-pixels arranged in an array. A region between any two adjacent columns of sub-pixels is a column spacing region. The column spacing region includes a first column spacing region with signal touch line and a second column spacing region. In each column of sub-pixels adjacent to the first column spacing region, adjacent ends of any two adjacent sub-pixels close to the first column spacing region are aligned in a sub-pixel column direction. In each column of sub-pixels adjacent to the second column spacing region, adjacent ends of at least two adjacent sub-pixels close to the second column spacing region are misaligned in the sub-pixel column direction.
Abstract:
A pixel structure, array substrate, display panel, display device, and driving method of the display device are provided. The pixel structure includes a plurality of data lines and a plurality of scan lines; a plurality of pixel units formed by intersecting the data lines with the scan lines. Each of the pixel units corresponds to one of the data lines and one of the scan lines; and the pixel unit includes a pixel electrode and a thin film transistor therein. In one of two adjacent columns of pixel units, a pixel electrode of each pixel unit is electrically connected with a thin film transistor of the pixel unit; and in the other one of the two adjacent columns of pixel units, a pixel electrode of each pixel unit in a row is electrically connected with a thin film transistor of a pixel unit in an adjacent row.
Abstract:
The disclosure provides a pixel structure, a manufacturing method of a pixel structure, an array substrate, a display panel, and a display device. The pixel structure includes a plurality of data lines and a plurality of scan lines, and a plurality of pixel units formed by intersecting the plurality of data lines with the plurality of scan lines. A pixel unit corresponds to one of the plurality of data lines and one of the plurality of scan lines. The pixel unit includes a pixel electrode and a TFT. The pixel electrode of the pixel unit in a row is electrically connected to a TFT of a pixel unit in a preceding adjacent row of the pixel electrode of the pixel unit.
Abstract:
A pixel structure, array substrate, display panel, display device, and driving method of the display device are provided. The pixel structure includes a plurality of data lines and a plurality of scan lines; a plurality of pixel units formed by intersecting the data lines with the scan lines. Each of the pixel units corresponds to one of the data lines and one of the scan lines; and the pixel unit includes a pixel electrode and a thin film transistor therein. In one of two adjacent columns of pixel units, a pixel electrode of each pixel unit is electrically connected with a thin film transistor of the pixel unit; and in the other one of the two adjacent columns of pixel units, a pixel electrode of each pixel unit in a row is electrically connected with a thin film transistor of a pixel unit in an adjacent row.
Abstract:
A shift register includes a forward/backward scan-control module, configured to transmit a signal of a forward-scan-signal terminal or a signal of a backward-scan-signal terminal to a first node; an interlock module, configured to transmit a signal of a first voltage terminal to a second node, and transmit a signal of a second voltage terminal to the first node; a pull-down module, configured to transmit the signal of the first voltage terminal to a gate-signal output terminal; an output module, configured to transmit a signal of a second clock-signal terminal to the gate-signal output terminal; and a reset module, configured to transmit the signal of the second voltage terminal to the first node, and transmit the signal of the first voltage terminal to the gate-signal output terminal. The disclosed shift register can prevent leakage of the first node, and thus improve the quality and the performance of the shift register.
Abstract:
The disclosure provides a pixel structure, a manufacturing method of a pixel structure, an array substrate, a display panel, and a display device. The pixel structure includes a plurality of data lines and a plurality of scan lines, and a plurality of pixel units formed by intersecting the plurality of data lines with the plurality of scan lines. A pixel unit corresponds to one of the plurality of data lines and one of the plurality of scan lines. The pixel unit includes a pixel electrode and a TFT. The pixel electrode of the pixel unit in a row is electrically connected to a TFT of a pixel unit in a preceding adjacent row of the pixel electrode of the pixel unit.
Abstract:
The present disclosure provides a display panel and a display device, which can lower a probability of metal being remained in the drain hole of the planarization layer and thus improve the related display defects. The display panel includes a plurality of sub-pixels arranged in an array. A region between any two adjacent columns of sub-pixels is a column spacing region. The column spacing region includes a first column spacing region with signal touch line and a second column spacing region. In each column of sub-pixels adjacent to the first column spacing region, adjacent ends of any two adjacent sub-pixels close to the first column spacing region are aligned in a sub-pixel column direction. In each column of sub-pixels adjacent to the second column spacing region, adjacent ends of at least two adjacent sub-pixels close to the second column spacing region are misaligned in the sub-pixel column direction.
Abstract:
A pixel structure and manufacturing method therefor, an array structure, a display panel and a display device. And the pixel structure includes data lines; scan lines; pixel units formed by intersecting the data lines with the scan lines, where each pixel unit corresponds to one data line and one scan line; a TFT and a pixel electrode disposed in each of pixel units, where the pixel electrode includes slits, at least one of which includes at least one corner area at an end thereof; where the pixel electrode in a row is electrically connected to a TFT in a pixel unit, the pixel unit is disposed in the same row as and adjacently at one side of the pixel electrode, and at least one corner area of the pixel electrode extends toward the TFT electrically connected to the pixel electrode.
Abstract:
Provided are a display panel and a display apparatus. The display panel has a bonding region where a chip is bonded, and a fan-out region where fan-out leads is arranged. Bonding pads in the bonding region include a first pad array and a second pad array, the first pad array being at a side of the second pad array close to the display region. The first pad array includes first pads arranged in at least two rows. The first pad array includes at least one inclined section including at least three first pads that are arranged sequentially and obliquely away from the display region. Such an arrangement allows at least a portion of the fan-out leads to be displaced into the bonding region, to increase the area for arranging the fan-out leads. Therefore, the lower border of the display panel is narrowed.