-
公开(公告)号：US08144222B2
公开(公告)日：2012-03-27
申请号：US12706186
申请日：2010-02-16
CPC分类号： H04N9/646 , H04N9/045 , H04N2209/046
摘要： A pixel-interpolation processing unit generates a sensitivity level value of an insufficient color component according to interpolation processing of image signals. A sensitivity level value of an insufficient color component in a pixel of attention is calculated, according to an arithmetic operation corresponding to an acquired color component of the pixel of attention, by assuming a geometric figure including sensitivity level values of acquired color components as vertexes. As the geometric figure, the same figure is used irrespectively of which color component the acquired color component is.
摘要翻译： 像素内插处理单元根据图像信号的内插处理生成不足的色彩分量的灵敏度级别值。 通过将包含获取的颜色成分的灵敏度等级值作为顶点的几何图形，根据与所获取的注意像素的颜色成分相对应的算术运算来计算注意像素中的颜色分量不足的灵敏度级别值。 作为几何图形，使用相同的图而与所获得的颜色分量的颜色分量无关。
-
公开(公告)号：US20100225781A1
公开(公告)日：2010-09-09
申请号：US12706186
申请日：2010-02-16
CPC分类号： H04N9/646 , H04N9/045 , H04N2209/046
摘要： A pixel-interpolation processing unit generates a sensitivity level value of an insufficient color component according to interpolation processing of image signals. A sensitivity level value of an insufficient color component in a pixel of attention is calculated, according to an arithmetic operation corresponding to an acquired color component of the pixel of attention, by assuming a geometric figure including sensitivity level values of acquired color components as vertexes. As the geometric figure, the same figure is used irrespectively of which color component the acquired color component is.
摘要翻译： 像素内插处理单元根据图像信号的内插处理生成不足的色彩分量的灵敏度级别值。 通过将包含获取的颜色成分的灵敏度等级值作为顶点的几何图形，根据与所获取的注意像素的颜色成分相对应的算术运算来计算注意像素中的颜色分量不足的灵敏度级别值。 作为几何图形，使用相同的图而与所获取的颜色分量的颜色分量无关。
-
3.发明授权Image processing device and solid-state imaging device including a defect correcting function 有权图像处理装置和包括缺陷校正功能的固态成像装置公开(公告)号：US08964069B2
公开(公告)日：2015-02-24
申请号：US12853635
申请日：2010-08-10
CPC分类号： H04N5/3675
摘要： According to one embodiment, an image processing device includes a defect correcting unit, a noise-reduction processing unit, and a selecting unit. The defect correcting unit executes defect correction on a target pixel. The defect correcting unit switches, according to the level of contrast determined concerning a plurality of peripheral pixels, a first correction value obtained through averaging processing for signal values of the peripheral pixels and a second correction value other than the first correction value.
摘要翻译： 根据一个实施例，图像处理装置包括缺陷校正单元，降噪处理单元和选择单元。 缺陷校正单元对目标像素执行缺陷校正。 缺陷校正单元根据与多个周边像素确定的对比度进行切换，通过对周边像素的信号值进行平均处理而获得的第一校正值和除第一校正值之外的第二校正值。
-
公开(公告)号：US08199256B2
公开(公告)日：2012-06-12
申请号：US12602814
申请日：2008-08-06
申请人： Mari Kaneko , Hirotoshi Aizawa
发明人： Mari Kaneko , Hirotoshi Aizawa
IPC分类号： H04N9/77
CPC分类号： H04N9/78
摘要： To provide a three-dimensional Y/C separating circuit that has a high responsibility to a motion in a video signal and can reduce a memory capacity, a three-dimensional Y/C separating circuit has a 2-frame memory 14 that delays a color signal by an inversion period thereof to produce a delayed composite video signal, a luminance motion detecting part that produces a first frame correlation signal by a subtraction processing between the delayed composite video signal and a composite video signal, an adding circuit 23 that produces a mixed video signal by an addition processing between the delayed composite video signal and the composite video signal, a frame memory 24 that delays the mixed video signal by one frame period, a subtracting circuit 25 that produces a second frame correlation signal by a subtraction processing between the mixed video signal and the mixed video signal delayed by one frame period, a determining circuit 26 that determines a motion from the first and second frame correlation signals and produces a mixing ratio controlling signal, and mixing circuits that output a luminance signal and a color signal, respectively, based on the mixing ratio controlling signal.
摘要翻译： 为了提供对视频信号中的运动负有高度责任并且可以降低存储器容量的三维Y / C分离电路，三维Y / C分离电路具有延迟颜色的2帧存储器14 信号通过其反转周期产生延迟的复合视频信号，亮度运动检测部分，通过延迟复合视频信号和复合视频信号之间的减法处理产生第一帧相关信号;加法电路23，产生混合 通过延迟复合视频信号和复合视频信号之间的相加处理的视频信号，将混合视频信号延迟一帧周期的帧存储器24，减法电路25，通过减法处理产生第二帧相关信号 混合视频信号和延迟一帧周期的混合视频信号，确定电路26，其确定来自第一和第二帧的运动 e相关信号，并产生混合比控制信号，以及分别基于混合比控制信号输出亮度信号和颜色信号的混合电路。
-
公开(公告)号：US20130194003A1
公开(公告)日：2013-08-01
申请号：US13462070
申请日：2012-05-02
IPC分类号： H03K19/0948
CPC分类号： H03K19/0013 , H03K19/00361 , H03K19/018521
摘要： The driver circuit includes a first controlling circuit that outputs, to a gate of the auxiliary pMOS transistor, a first controlling signal that rises in synchronization with a rising of the first pulse signal and falls after a delay from a falling of the first pulse signal. The driver circuit includes a second controlling circuit that outputs, to a gate of the auxiliary nMOS transistor, a second controlling signal that rises in synchronization with a rising of the second pulse signal and falls after a delay from a falling of the second pulse signal.
摘要翻译： 驱动器电路包括第一控制电路，其向辅助pMOS晶体管的栅极输出与第一脉冲信号的上升同步上升的第一控制信号，并且在从第一脉冲信号的下降延迟之后落下。 驱动器电路包括第二控制电路，其向辅助nMOS晶体管的栅极输出与第二脉冲信号的上升同步上升的第二控制信号，并且在从第二脉冲信号的下降延迟之后下降。
-
公开(公告)号：US08692577B2
公开(公告)日：2014-04-08
申请号：US13462070
申请日：2012-05-02
IPC分类号： H03K19/094
CPC分类号： H03K19/0013 , H03K19/00361 , H03K19/018521
摘要： The driver circuit includes a first controlling circuit that outputs, to a gate of the auxiliary pMOS transistor, a first controlling signal that rises in synchronization with a rising of the first pulse signal and falls after a delay from a falling of the first pulse signal. The driver circuit includes a second controlling circuit that outputs, to a gate of the auxiliary nMOS transistor, a second controlling signal that rises in synchronization with a rising of the second pulse signal and falls after a delay from a falling of the second pulse signal.
摘要翻译： 驱动器电路包括第一控制电路，其向辅助pMOS晶体管的栅极输出与第一脉冲信号的上升同步上升的第一控制信号，并且在从第一脉冲信号的下降延迟之后落下。 驱动器电路包括第二控制电路，其向辅助nMOS晶体管的栅极输出与第二脉冲信号的上升同步上升的第二控制信号，并且在从第二脉冲信号的下降延迟之后下降。
-
公开(公告)号：US20100194978A1
公开(公告)日：2010-08-05
申请号：US12602814
申请日：2008-08-06
申请人： Mari Kaneko , Hirotoshi Aizawa
发明人： Mari Kaneko , Hirotoshi Aizawa
CPC分类号： H04N9/78
摘要： To provide a three-dimensional Y/C separating circuit that has a high responsibility to a motion in a video signal and can reduce a memory capacity, a three-dimensional Y/C separating circuit has a 2-frame memory 14 that delays a color signal by an inversion period thereof to produce a delayed composite video signal, a luminance motion detecting part that produces a first frame correlation signal by a subtraction processing between the delayed composite video signal and a composite video signal, an adding circuit 23 that produces a mixed video signal by an addition processing between the delayed composite video signal and the composite video signal, a frame memory 24 that delays the mixed video signal by one frame period, a subtracting circuit 25 that produces a second frame correlation signal by a subtraction processing between the mixed video signal and the mixed video signal delayed by one frame period, a determining circuit 26 that determines a motion from the first and second frame correlation signals and produces a mixing ratio controlling signal, and mixing circuits that output a luminance signal and a color signal, respectively, based on the mixing ratio controlling signal.
摘要翻译： 为了提供对视频信号中的运动负有高度责任并且可以降低存储器容量的三维Y / C分离电路，三维Y / C分离电路具有延迟颜色的2帧存储器14 信号通过其反转周期产生延迟的复合视频信号，亮度运动检测部分，通过延迟复合视频信号和复合视频信号之间的减法处理产生第一帧相关信号;加法电路23，产生混合 通过延迟复合视频信号和复合视频信号之间的相加处理的视频信号，将混合视频信号延迟一帧周期的帧存储器24，减法电路25，通过减法处理产生第二帧相关信号 混合视频信号和延迟一帧周期的混合视频信号，确定电路26，其确定来自第一和第二帧的运动 e相关信号，并产生混合比控制信号，以及分别基于混合比控制信号输出亮度信号和颜色信号的混合电路。
-
-
-
-
-
-
搜索结果
7 条记录 (耗时 0.025 秒)