METHOD AND APPARATUS FOR DATA READS IN HOST PERFORMANCE ACCELERATION MODE

    公开(公告)号:US20220019525A1

    公开(公告)日:2022-01-20

    申请号:US17324302

    申请日:2021-05-19

    Inventor: Po-Yi SHIH

    Abstract: The invention relates to methods, and an apparatus for data reads in a host performance acceleration (HPA) mode. One method is performed by a host side to include: issuing a switch command to a flash controller to request the flash controller to activate an HPA function, and an acquisition function for a logical-block-address to physical-block-address (L2P) mapping table; issuing a write_multiple_block command to the flash controller to transfer a data block to a flash controller, where the data block includes a region number and a sub-region number; issuing a read_multiple_block command to the flash controller to obtain a plurality of L2P mapping entries corresponding to the region number and the sub-region number from the flash controller. The host side and the flash controller communicate with each other in an embedded multi-media card (eMMC) protocol.

    METHOD AND APPARATUS FOR DATA READS IN HOST PERFORMANCE ACCELERATION MODE

    公开(公告)号:US20220019526A1

    公开(公告)日:2022-01-20

    申请号:US17324312

    申请日:2021-05-19

    Inventor: Po-Yi SHIH

    Abstract: The invention relates to methods, and an apparatus for data reads in a host performance acceleration (HPA) mode. One method is performed by a host side to include: searching an HPA buffer in a system memory for a logical-block-address to physical-block-address (L2P) mapping entry corresponding to a logical block address (LBA); issuing a switch command to a flash controller to request the flash controller to activate an HPA function, and does not activate an acquisition function for an L2P mapping table, where the host side and the flash controller communicate with each other in an embedded multi-media card (eMMC) protocol; issuing a write_multiple_block command to the flash controller to transfer a first data block to the flash controller, which includes the first L2P mapping entry; and issuing a read_multiple_block command to obtain data corresponding to the first L2P mapping entry from the flash controller.

    SYSTEM AND METHOD FOR TESTING A DATA STORAGE DEVICE

    公开(公告)号:US20190227894A1

    公开(公告)日:2019-07-25

    申请号:US16163831

    申请日:2018-10-18

    Inventor: Po-Yi SHIH

    Abstract: A system for testing a data storage device includes the data storage device, an electronic device and a computer device. The electronic device includes a host device coupled to the data storage device and communicating with the data storage device via an interface logic. The computer device is coupled to the electronic device and is configured to issue a plurality of commands to test the data storage device in a test procedure. When the electronic device has been successfully started up, the computer device issues a first command to the electronic device to trigger the electronic device to enter a hibernate mode. After waiting for a first predetermined period of time, the computer device issues a second command to the electronic device, so as to wake up the electronic device.

    METHOD AND APPARATUS FOR DATA READS IN HOST PERFORMANCE ACCELERATION MODE

    公开(公告)号:US20220350758A1

    公开(公告)日:2022-11-03

    申请号:US17865706

    申请日:2022-07-15

    Inventor: Po-Yi SHIH

    Abstract: The invention relates to a method, a non-transitory computer-readable storage medium, and an apparatus for executing an embedded multi-media card (eMMC) command. The method is performed by a processing unit of a flash controller to include: receiving an eMMC command from a host side; and performing a first function associated with a host performance acceleration (HPA) mode according to content of reserved bits of the eMMC command. The HPA mode allows the host side to allocate space in a system memory as an HPA buffer. The HPA buffer stores logical-block-address to physical-block-address (L2P) mapping entries obtained from the flash controller, and each L2P mapping entry stores information indicating which physical address that user data of a corresponding logical address is physically stored in a flash device, thereby enabling the host side to issue an HPA read command carrying the physical address to the flash controller.

    METHOD AND APPARATUS FOR DATA READS IN HOST PERFORMANCE ACCELERATION MODE

    公开(公告)号:US20220019547A1

    公开(公告)日:2022-01-20

    申请号:US17324762

    申请日:2021-05-19

    Inventor: Po-Yi SHIH

    Abstract: The invention relates to methods, and an apparatus for data reads in a host performance acceleration (HPA) mode. One method is performed in a host side to include: obtaining a value of an extended device-specific data (Ext_CSD) register in a flash controller from the flash controller, where the host side and the flash controller communicate with each other in an embedded multi-media card (eMMC) protocol; and allocating space in a system memory as an HPA buffer, and storing a plurality of first logical-block-address to physical-block-address (L2P) mapping entries obtained from the flash controller when the value of the Ext_CSD register comprises information indicating that an HPA function is supported, where each L2P mapping entry stores information indicating which physical address that user data of a corresponding logical address is physically stored in a flash device.

Patent Agency Ranking