摘要:
An apparatus for equalizing grants of a primary bus to a plurality of primary devices and secondary devices is provided. The apparatus comprises a primary bus bridge to arbitrate grants of the primary bus among a plurality of primary devices attached to the primary bus and a secondary bus bridge to arbitrate grants of the primary bus among a plurality of secondary devices attached to a secondary bus. A logic device is also provided to equalize grants of the primary bus to the primary and the secondary devices.
摘要:
An electronic system includes a reference clock that generates a reference clock signal, at least one, phase-locked loop clock generator that synthesizes a derivative clock signal from the reference clock signal, and at least one digital circuit timed by the derivative clock signal. In addition, the electronic system includes a phase-locked loop clock synthesis fault detector having a phase detector and data storage for storing a historical indication of the phase of the derivative clock signal synthesized from the reference clock signal. The phase detector detects a change of phase of the derivative clock signals relative to the historical indication of the phase and, in response to this detection, signals that a clock synthesis fault has occurred.