利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

6 条记录 (耗时 0.048 秒)

    INSTRUCTIONS FOR WRITE AND/OR READ OF CONTROL AND/OR STATUS REGISTERS
    2.
    发明公开
    INSTRUCTIONS FOR WRITE AND/OR READ OF CONTROL AND/OR STATUS REGISTERS 审中-公开

    公开(公告)号：US20240329993A1

    公开(公告)日：2024-10-03

    申请号：US18193232

    申请日：2023-03-30

    申请人： Kameswar SUBRAMANIAM ,  Jason W. BRANDT ,  Gilbert NEIGER

    发明人： Kameswar SUBRAMANIAM ,  Jason W. BRANDT ,  Gilbert NEIGER

    IPC分类号： G06F9/30

    CPC分类号： G06F9/3016 ,  G06F9/30101 ,  G06F9/30185

    摘要： Techniques for allowing a control and/or status register to be read or written to in a user privilege level are described. An example of an instruction for user privilege read is to include one or more fields for an opcode, one or more fields for a source operand that is to store a control and/or status register address, and one or more fields for a destination register operand, wherein the opcode is to indicate that execution circuitry is to read data from the control and/or status register whose identity is stored in the source operand and write the data in the destination register operand responsive to access to the control and/or status register being allowed, wherein access to the control and/or status register is at least in part determined by data of an operating system controlled data structure indexed by the control and/or status register address.

    COMPACTED CONTEXT STATE MANAGEMENT
    3.
    发明申请
    COMPACTED CONTEXT STATE MANAGEMENT 有权
    压制上下文状态管理

    公开(公告)号：US20150135195A1

    公开(公告)日：2015-05-14

    申请号：US14076341

    申请日：2013-11-11

    申请人： Atul KHARE ,  Leena PUTHIYEDATH ,  Asit MALLICK ,  Jim COKE ,  Michael MISHAELI ,  Gilbert NEIGER ,  Vivekananthan SANJEEPAN ,  Jason BRANDT

    发明人： Atul KHARE ,  Leena PUTHIYEDATH ,  Asit MALLICK ,  Jim COKE ,  Michael MISHAELI ,  Gilbert NEIGER ,  Vivekananthan SANJEEPAN ,  Jason BRANDT

    IPC分类号： G06F9/46

    CPC分类号： G06F9/461 ,  G06F9/30003 ,  G06F9/30043 ,  G06F9/30101

    摘要： Embodiments of an invention related to compacted context state management are disclosed. In one embodiment, a processor includes instruction hardware and state management logic. The instruction hardware is to receive a first save instruction and a second save instruction. The state management logic is to, in response to the first save instruction, save context state in an un-compacted format in a first save area. The state management logic is also to, in response to the second save instruction, save a compaction mask and context state in a compacted format in a second save area and set a compacted-save indicator in the second save area. The state management logic is also to, in response to a single restore instruction, determine, based on the compacted-save indicator, whether to restore context from the un-compacted format in the first save area or from the compacted format in the second save area.

    摘要翻译： 公开了与压缩的上下文状态管理相关的发明的实施例。 在一个实施例中，处理器包括指令硬件和状态管理逻辑。 指令硬件是接收第一个保存指令和第二个保存指令。 状态管理逻辑是响应于第一保存指令，在第一保存区域中以未压缩格式保存上下文状态。 状态管理逻辑还响应于第二保存指令，在第二保存区域中以压缩格式保存压缩掩码和上下文状态，并在第二保存区域中设置压缩保存指示符。 状态管理逻辑还要响应于单个恢复指令，基于压缩保存指示符来确定是否从第一保存区域中的未压缩格式还原从第二保存中的压缩格式恢复上下文 区。