公开(公告)号：US20180018410A1

公开(公告)日：2018-01-18

申请号：US15210052

申请日：2016-07-14

申请人： TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.

发明人： YU-JEN CHANG ,  KUO-NAN YANG ,  JUI-JUNG HSU ,  CHIH-HUNG WU ,  CHUNG-HSING WANG

IPC分类号： G06F17/50

CPC分类号： G06F17/505 ,  G06F17/5072 ,  G06F17/5077 ,  G06F17/5081 ,  G06F2217/82 ,  G06F2217/84

摘要： An integrated circuit (IC) design method is disclosed. The method includes: using a computer to perform synthesis upon a register transfer level (RTL) IC design to generate a gate level netlist; performing place and route (P&R) upon the gate level netlist to generate a layout; determining a sink current distribution information of the layout; and generating a voltage (IR) drop/electro-migration (EM) analysis result of the layout according to the sink current distribution information; wherein the layout includes a cell having a cell height that is N times higher than a single cell height, where N is an integer and greater than 1, and the cell corresponds to N power/ground (P/G) rail sets; wherein the sink current distribution information includes a proportion of a sink current flowing through each of the N power/ground (P/G) rail sets with respect to the cell when operated. Associated non-transitory computer-readable medium is also disclosed.