利索-全球专利检索

  1. 登录
  2. 注册

搜索结果

3 条记录 (耗时 0.018 秒)

    Network interface apparatus and data transmission control method thereof
    1.
    发明授权
    Network interface apparatus and data transmission control method thereof 失效
    网络接口设备及其数据传输控制方法

    公开(公告)号：US5727149A

    公开(公告)日：1998-03-10

    申请号：US576336

    申请日：1995-12-21

    申请人： Tetsuhiko Hirata ,  Minoru Koizumi ,  Emiko Yanagisawa ,  Osamu Takada ,  Hiroshi Wataya

    发明人： Tetsuhiko Hirata ,  Minoru Koizumi ,  Emiko Yanagisawa ,  Osamu Takada ,  Hiroshi Wataya

    IPC分类号： G06F13/00 ,  G06F13/12 ,  H04L12/40 ,  G06F13/372

    CPC分类号： H04L49/9063 ,  G06F13/128 ,  H04L49/90

    摘要： A network interface apparatus connected between a LAN adaptor possessed by a computer and a transceiver provided on a network includes a buffer memory for storing data, a first control circuit for communicating with the LAN adaptor, a second control circuit for communicating with the transceiver, and a processor for controlling the first and second control circuits to control the transfer of data between the LAN adaptor and the transceiver. The processor causes the buffer memory to store transmit data transmitted from the LAN adaptor and transmits the stored transmit data in the buffer memory to the transceiver in a transmission time zone which is allotted beforehand. The transmission time zone is determined by the processor on the basis of the reception of a synchronizing packet which is transferred on the network. Receive data received from the transceiver is selected by the processor so that only the selected receive data is sent to the LAN adaptor. A reference for the selection may include a protocol type, a port number on TCP/IP or the like.

    摘要翻译： 连接在由计算机拥有的LAN适配器和设置在网络上的收发器之间的网络接口装置包括用于存储数据的缓冲存储器，用于与LAN适配器通信的第一控制电路，用于与收发器通信的第二控制电路，以及 用于控制第一和第二控制电路以控制LAN适配器和收发器之间的数据传送的处理器。 处理器使得缓冲存储器存储从LAN适配器发送的发送数据，并将预先分配的传输时区中将存储的缓冲存储器中的发送数据发送到收发器。 传输时区由处理器基于在网络上传送的同步分组的接收来确定。 从处理器选择从收发器接收的接收数据，使得只有选定的接收数据被发送到LAN适配器。 用于选择的参考可以包括协议类型，TCP / IP等上的端口号。

    Method and system for sequentially broadcasting data according to pre-assigned time slots with and without the reception of a synchronization packet
    2.
    发明授权
    Method and system for sequentially broadcasting data according to pre-assigned time slots with and without the reception of a synchronization packet 失效
    用于在有或没有接收到同步分组的情况下根据预先分配的时隙顺序地广播数据的方法和系统

    公开(公告)号：US5706430A

    公开(公告)日：1998-01-06

    申请号：US355682

    申请日：1994-12-14

    申请人： Emiko Yanagisawa ,  Minoru Koizumi ,  Tetsuhiko Hirata ,  Kenji Kataoka ,  Osamu Takada ,  Hirashi Wataya

    发明人： Emiko Yanagisawa ,  Minoru Koizumi ,  Tetsuhiko Hirata ,  Kenji Kataoka ,  Osamu Takada ,  Hirashi Wataya

    IPC分类号： G06F15/16 ,  G06F13/00 ,  G06F15/163 ,  G06F15/177 ,  H04L12/413 ,  H04L12/417

    CPC分类号： H04L12/417 ,  Y10S707/99952

    摘要： A distributed memory computer system periodically performs memory copy among a plurality of computers by using general-purpose communication control devices and a transmission line of the CSMA/CD type. A master computer periodically generates a synchronizing packet, and transmits data for memory copy and normal data in a time slot immediately after the transmission of the synchronizing packet. Each computer other than the master computer transmits the data for memory copy and the normal data in its own time slot after the elapse of a predetermined time. The respective computers complete their transmissions within predetermined times. Since the time slots are assigned to the respective computers, the number of computers which may compete with each other on a transmission line can be restricted and each computer can be assured a periodic opportunity to transmit data.

    摘要翻译： 分布式存储器计算机系统通过使用通用通信控制设备和CSMA / CD类型的传输线来在多个计算机之间周期性地执行存储器复制。 主计算机周期性地产生同步分组，并且在发送同步分组之后的时隙中发送用于存储器复制和正常数据的数据。 除了主计算机以外的每个计算机在经过预定时间之后将其存储在其自己的时隙中，发送用于存储器复制的数据和正常数据。 相应的计算机在预定时间内完成传输。 由于时隙被分配给相应的计算机，因此可以限制可以在传输线上彼此竞争的计算机的数量，并且可以确保每台计算机能够周期性地发送数据。