-
公开(公告)号：US20070174584A1
公开(公告)日：2007-07-26
申请号：US11336264
申请日：2006-01-20
IPC分类号： G06F12/00
CPC分类号： G06F9/3861 , G06F12/1027
摘要： A processor having a multistage pipeline includes a TLB and a TLB controller. In response to a TLB miss signal, the TLB controller initiates a TLB reload, requesting address translation information from either a memory or a higher-level TLB, and placing that information into the TLB. The processor flushes the instruction having the missing virtual address, and refetches the instruction, resulting in re-insertion of the instruction at an initial stage of the pipeline above the TLB access point. The initiation of the TLB reload, and the flush/refetch of the instruction, are performed substantially in parallel, and without immediately stalling the pipeline. The refetched instruction is held at a point in the pipeline above the TLB access point until the TLB reload is complete, so that the refetched instruction generates a “hit” in the TLB upon its next access.
摘要翻译： 具有多级流水线的处理器包括TLB和TLB控制器。 响应于TLB未命中信号，TLB控制器启动TLB重新加载，从存储器或更高级TLB请求地址转换信息，并将该信息放入TLB。 处理器刷新具有缺失的虚拟地址的指令，并且重新指示该指令，从而导致在TLB接入点上方的管线的初始阶段重新插入该指令。 TLB重新启动的启动以及指令的刷新/刷新基本上并行执行，并且不会立即停止管道。 重写指令在TLB接入点上方的管道中保持一段时间，直到TLB重新加载完成，这样，重写指令在下一次访问时就会在TLB中产生一个“命中”。
-
2.发明申请公开(公告)号：US20070094476A1
公开(公告)日：2007-04-26
申请号：US11254898
申请日：2005-10-20
IPC分类号： G06F12/00
CPC分类号： G06F12/1027 , G06F2212/681 , G06F2212/684
摘要： An apparatus includes a memory configured to store data, a lower level TLB, an upper level TLB, and a TLB controller. The lower level TLB and the upper level TLB are configured to store a plurality of entries, each of the entries containing an address translation information that allows a virtual address to be translated into a corresponding physical address. The TLB controller retrieves from a page table in the memory an address translation information for a desired virtual address, if the desired virtual address generates a TLB miss from the lower level TLB and from the upper level TLB, Using a single TLB write instruction, the TLB controller updates both the lower level TLB and the upper level TLB by writing the address translation information, retrieved from the page table, into the lower level TLB as well as into the upper level TLB.
摘要翻译： 一种装置包括被配置为存储数据的存储器，较低级TLB，上级TLB和TLB控制器。 下级TLB和上级TLB被配置为存储多个条目，每个条目包含允许将虚拟地址转换成对应的物理地址的地址转换信息。 如果所需的虚拟地址从较低级别的TLB和上级TLB生成TLB未命中，则TLB控制器从存储器中的页表中检索所需虚拟地址的地址转换信息。使用单个TLB写指令， TLB控制器通过将从页表中检索的地址转换信息写入下级TLB以及上级TLB来更新下级TLB和上级TLB。
-
公开(公告)号：US20070180199A1
公开(公告)日：2007-08-02
申请号：US11343765
申请日：2006-01-31
IPC分类号： G06F12/00
CPC分类号： G06F12/0888 , G06F9/30047 , G06F9/3824
摘要： A Block Normal Cache Allocation (BNCA) mode is defined for a processor. In BNCA mode, cache entries may only be allocated by predetermined instructions. Normal memory access instructions (for example, as part of interrupt code) may execute and will retrieve data from main memory in the event of a cache miss; however, these instructions are not allowed to allocate entries in the cache. Only the predetermined instructions (for example, those used to establish locked cache entries) may allocate entries in the cache. When the locked entries are established, the processor exits BNCA mode, and any memory access instruction may allocate cache entries. BNCA mode may be indicated by setting a bit in a configuration register.
摘要翻译： 为处理器定义块正常缓存分配（BNCA）模式。 在BNCA模式中，缓存条目只能通过预定指令分配。 正常存储器访问指令（例如，作为中断代码的一部分）可以执行并且将在高速缓存未命中的情况下从主存储器检索数据; 但是，这些指令不允许在缓存中分配条目。 只有预定的指令（例如，用于建立锁定的高速缓存条目的指令）可以在高速缓存中分配条目。 当锁定条目建立时，处理器退出BNCA模式，任何存储器访问指令都可以分配高速缓存条目。 可以通过在配置寄存器中设置位来指示BNCA模式。
-
4.发明申请Preventing multiple translation lookaside buffer accesses for a same page in memory 审中-公开防止内存中同一页面的多个翻译后备缓冲区访问公开(公告)号：US20070005933A1
公开(公告)日：2007-01-04
申请号：US11174097
申请日：2005-06-29
IPC分类号： G06F12/00
CPC分类号： G06F9/3802 , G06F12/1027 , G06F2212/655 , Y02D10/13
摘要： A processor includes a memory configured to store data in a plurality of pages, a TLB, and a TLB controller. The TLB is configured to search, when accessed by an instruction having a virtual address, for address translation information that allows the virtual address to be translated into a physical address of one of the plurality of pages, and to provide the address translation information if the address translation information is found within the TLB. The TLB controller is configured to determine whether a current instruction and a subsequent instruction seek access to a same page within the plurality of pages, and if so, to prevent TLB access by the subsequent instruction, and to utilize the results of the TLB access of a previous instruction for the current instruction.
摘要翻译： 处理器包括被配置为在多个页面中存储数据的存储器，TLB和TLB控制器。 TLB被配置为当通过具有虚拟地址的指令访问时，搜索允许将虚拟地址转换成多个页面之一的物理地址的地址转换信息，并且如果 地址转换信息在TLB内找到。 TLB控制器被配置为确定当前指令和后续指令是否寻求对多个页面中的同一页面的访问，如果是，则防止后续指令的TLB访问，并且利用TLB访问的结果 当前指令的上一条指令。
-
公开(公告)号：US20060212675A1
公开(公告)日：2006-09-21
申请号：US11083691
申请日：2005-03-17
IPC分类号： G06F12/00
CPC分类号： G06F12/1027 , G06F2212/652
摘要： A system for optimizing translation lookaside buffer entries is provided. The system includes a translation lookaside buffer configured to store a number of entries, each entry having a size attribute, each entry referencing a corresponding page, and control logic configured to modify the size attribute of an existing entry in the translation lookaside buffer if a new page is contiguous with an existing page referenced by the existing entry. The existing entry after having had its size attribute modified references a consolidated page comprising the existing page and the new page.
摘要翻译： 提供了一种用于优化翻译后备缓冲区条目的系统。 该系统包括翻译后备缓冲器，其被配置为存储多个条目，每个条目具有大小属性，每个条目引用对应的页面，以及控制逻辑，被配置为修改翻译后备缓冲器中现有条目的大小属性，如果新的 页面与现有条目引用的现有页面是连续的。 修改其大小属性后的现有条目引用包含现有页面和新页面的合并页面。
-
公开(公告)号：US20060184738A1
公开(公告)日：2006-08-17
申请号：US11062221
申请日：2005-02-17
IPC分类号： G06F9/44
CPC分类号： G06F9/30043 , G06F9/30145 , G06F9/30189 , G06F9/3824 , G06F9/3832 , G06F9/3855
摘要： In an instruction execution pipeline, the misalignment of memory access instructions is predicted. Based on the prediction, an additional micro-operation is generated in the pipeline prior to the effective address generation of the memory access instruction. The additional micro-operation accesses the memory falling across a predetermined address boundary. Predicting the misalignment and generating a micro-operation early in the pipeline ensures that sufficient pipeline control resources are available to generate and track the additional micro-operation, avoiding a pipeline flush if the resources are not available at the time of effective address generation. The misalignment prediction may employ known conditional branch prediction techniques, such as a flag, a bimodal counter, a local predictor, a global predictor, and combined predictors. A misalignment predictor may be enabled or biased by a memory access instruction flag or misaligned instruction type.
摘要翻译： 在指令执行流水线中，预测存储器访问指令的未对准。 基于该预测，在存储器访问指令的有效地址生成之前，在流水线中生成附加的微操作。 附加的微操作访问落在预定地址边界上的存储器。 预测未对准并在管道早期生成微操作确保足够的流水线控制资源可用于生成和跟踪附加的微操作，如果资源在有效地址生成时不可用，则避免管道冲洗。 不对准预测可以使用已知的条件分支预测技术，例如标志，双模计数器，局部预测器，全局预测器和组合预测器。 未对准预测器可能被存储器访问指令标志或未对准指令类型使能或偏置。
-
公开(公告)号：US20070067574A1
公开(公告)日：2007-03-22
申请号：US11233575
申请日：2005-09-21
申请人： Brian Stempel , James Dieffenderfer , Jeffrey Bridges , Thomas Sartorius , Rodney Smith , Robert Clancy , Victor Augsburg
发明人： Brian Stempel , James Dieffenderfer , Jeffrey Bridges , Thomas Sartorius , Rodney Smith , Robert Clancy , Victor Augsburg
IPC分类号： G06F12/00
CPC分类号： G06F12/126
摘要： A method of managing cache partitions provides a first pointer for higher priority writes and a second pointer for lower priority writes, and uses the first pointer to delimit the lower priority writes. For example, locked writes have greater priority than unlocked writes, and a first pointer may be used for locked writes, and a second pointer may be used for unlocked writes. The first pointer is advanced responsive to making locked writes, and its advancement thus defines a locked region and an unlocked region. The second pointer is advanced responsive to making unlocked writes. The second pointer also is advanced (or retreated) as needed to prevent it from pointing to locations already traversed by the first pointer. Thus, the pointer delimits the unlocked region and allows the locked region to grow at the expense of the unlocked region.
摘要翻译： 管理高速缓存分区的方法提供用于较高优先级写入的第一指针和用于较低优先级写入的第二指针，并且使用第一指针来划分较低优先级的写入。 例如，锁定的写入具有比解锁的写入更高的优先级，并且第一指针可以用于锁定的写入，并且第二指针可以用于解锁的写入。 响应于锁定写入，第一指针是高级的，并且其进步因此定义了锁定区域和解锁区域。 响应于解锁写入，第二个指针是高级的。 第二个指针也根据需要进行高级（或撤销），以防止它指向已经被第一个指针所遍历的位置。 因此，指针限定未锁定区域，并允许锁定区域以解锁区域为代价而增长。
-
公开(公告)号：US20070050594A1
公开(公告)日：2007-03-01
申请号：US11210526
申请日：2005-08-23
IPC分类号： G06F12/00
CPC分类号： G06F12/1027 , G06F12/126 , G06F2212/681
摘要： A processor includes a hierarchical Translation Lookaside Buffer (TLB) comprising a Level-1 TLB and a small, high-speed Level-0 TLB. Entries in the L0 TLB replicate entries in the L1 TLB. The processor first accesses the L0 TLB in an address translation, and access the L1 TLB if a virtual address misses in the L0 TLB. When the virtual address hits in the L1 TLB, the virtual address, physical address, and page attributes are written to the L0 TLB, replacing an existing entry if the L0 TLB is full. The entry may be locked against replacement in the L0 TLB in response to an L0 Lock (L0L) indicator in the L1 TLB entry. Similarly, in a hardware-managed L1 TLB, entries may be locked against replacement in response to an L1 Lock (L1L) indicator in the corresponding page table entry.
摘要翻译： 处理器包括包括Level-1 TLB和小的高速Level-0 TLB的分级翻译后备缓冲器（TLB）。 L0 TLB中的条目复制L1 TLB中的条目。 处理器首先在地址转换中访问L0 TLB，如果在L0 TLB中虚拟地址丢失，则访问L1 TLB。 当虚拟地址在L1 TLB中时，虚拟地址，物理地址和页面属性被写入L0 TLB，如果L0 TLB已满，则替换现有条目。 响应于L1 TLB条目中的L0锁定（L0L）指示灯，该条目可能被锁定在L0 TLB中。 类似地，在硬件管理的L1 TLB中，可以响应于相应页表条目中的L1锁定（L1L）指示符来锁定条目以替代。
-
公开(公告)号：US20060174090A1
公开(公告)日：2006-08-03
申请号：US11050932
申请日：2005-02-03
申请人： Thomas Sartorius , Victor Augsburg , James Dieffenderfer , Jeffrey Bridges , Michael McIlvaine , Rodney Smith
发明人： Thomas Sartorius , Victor Augsburg , James Dieffenderfer , Jeffrey Bridges , Michael McIlvaine , Rodney Smith
IPC分类号： G06F9/30
CPC分类号： G06F9/3844 , G06F9/3804
摘要： A processor includes a conditional branch instruction prediction mechanism that generates weighted branch prediction values. For weakly weighted predictions, which tend to be less accurate than strongly weighted predictions, the power associating with speculatively filling and subsequently flushing the cache is saved by halting instruction prefetching. Instruction fetching continues when the branch condition is evaluated in the pipeline and the actual next address is known. Alternatively, prefetching may continue out of a cache. To avoid displacing good cache data with instructions prefetched based on a mispredicted branch, prefetching may be halted in response to a weakly weighted prediction in the event of a cache miss.
-
10.发明申请Fractional-word writable architected register for direct accumulation of misaligned data 审中-公开用于直接累积未对齐数据的分数字可写架构寄存器公开(公告)号：US20060174066A1
公开(公告)日：2006-08-03
申请号：US11051037
申请日：2005-02-03
IPC分类号： G06F12/00
CPC分类号： G06F9/30043
摘要： One or more architected registers in a processor are fractional-word writable, and data from plural misaligned memory access operations are assembled directly in an architected register, without first assembling the data in a fractional-word writable, non-architected register and then transferring it to the architected register. In embodiments where a general-purpose register file utilizes register renaming or a reorder buffer, data from plural misaligned memory access operations are assembled directly in a fractional-word writable architected register, without the need to fully exception check both misaligned memory access operations before performing the first memory access operation.
摘要翻译： 处理器中的一个或多个架构寄存器是分数字可写的，并且来自多个未对准存储器存取操作的数据直接组装在架构化的寄存器中，而无需首先将数据组装在分数字可写，非架构化寄存器中，然后传输 到建筑注册。 在通用寄存器文件利用寄存器重命名或重排序缓冲器的实施例中，来自多个未对准存储器访问操作的数据直接组装在分数字可写架构寄存器中，而不需要在执行之前完全异常检查两个未对准的存储器访问操作 第一个内存访问操作。
-
-
-
-
-
-
-
-
-
搜索结果
31 条记录 (耗时 0.02 秒)
