公开(公告)号：US20250036438A1

公开(公告)日：2025-01-30

申请号：US18225914

申请日：2023-07-25

Applicant: VMWARE, INC.

Inventor： Sowgandh Sunil Gadi ,  Petr Vandrovec ,  Harsha Vardhan Ghanta ,  Arunachalam Ramanathan ,  Yijiang Yuan ,  Doug Covelli ,  Balakrishna Tallapragada

IPC: G06F9/455

Abstract: System and method for enabling operations for virtual computing instances with physical passthru devices includes moving an input-output memory management unit (IOMMU) domain from a source virtual computing instance having a physical passthru device to a destination virtual computing instance, where guest operations are performed in the source virtual computing instance. After the destinating virtual computing instance is powered on, any interrupt notifications from the physical passthru device are buffered. After memory data is transferred from the source virtual computing instance to the destination virtual computing instance, posting of interrupt notifications from the physical passthru device is resumed and any buffered interrupt notifications from the physical passthru device are posted. Guest operations are performed in the destination virtual computing instance.

公开(公告)号：US11340909B2

公开(公告)日：2022-05-24

申请号：US16519867

申请日：2019-07-23

Applicant: VMware, Inc.

Inventor： Andrei Warkentin ,  Timothy P. Mann ,  Doug Covelli

IPC: G06F9/4401 ,  G06F12/1009 ,  G06F9/30

Abstract: A method of creating a new page table structure after first stage boot operations has completed but before handoff to a hypervisor occurs. Firmware page tables are reused and copied to a region of memory by a first-stage bootloader while the firmware is running, processed to have an expected multi-stage page table structure and desired access rights, and copied again to another region of memory by the first-stage bootloader after the first-stage bootloader has completed its booting operations and after the firmware has been quiesced.

公开(公告)号：US10768962B2

公开(公告)日：2020-09-08

申请号：US15383605

申请日：2016-12-19

Applicant: VMware, Inc.

Inventor： David Dunn ,  Doug Covelli

IPC: G06F9/455 ,  G06F12/1009 ,  G06F12/1036 ,  G06F12/109 ,  G06F12/14 ,  G06F12/1027

Abstract: A method of emulating nested page table (NPT) mode-based execute control in a virtualized computing system includes: providing NPT mode-based execute control from a hypervisor to a virtual machine (VM) executing in the virtualized computing system; generating a plurality of shadow NPT hierarchies at the hypervisor based on an NPT mode-based execute policy obtained from the VM; configuring a processor of the virtualized computing system to exit from the VM to the hypervisor in response to an escalation from a user privilege level to a supervisor privilege level caused by guest code of the VM; and exposing a first shadow NPT hierarchy of the plurality of shadow NPT hierarchies to the processor in response to an exit from the VM to the hypervisor due to the escalation from the user privilege level to the supervisor privilege level.

公开(公告)号：US10678909B2

公开(公告)日：2020-06-09

申请号：US15818783

申请日：2017-11-21

Applicant: VMWARE, INC.

Inventor： Alok Nemchand Kataria ,  Doug Covelli ,  Jeffrey W. Sheldon ,  Frederick Joseph Jacobs ,  David Dunn

IPC: G06F21/53 ,  G06F3/06 ,  G06F9/455

Abstract: Techniques for securely supporting a global view of system memory in a physical/virtual computer system comprising a plurality of physical/virtual CPUs are provided. In one set of embodiments, the physical/virtual computer system can receive an interrupt indicating that a first physical/virtual CPU should enter a privileged CPU operating mode. The physical/virtual computer system can further determine that none of the plurality of physical/virtual CPUs are currently in the privileged CPU operating mode. In response to this determination, the physical/virtual computer system can modify the global view of system memory to include a special memory region comprising program code to be executed while in the privileged CPU operating mode; communicate, to the other physical/virtual CPUs, a signal to enter a stop state in which execution is halted but interrupts are accepted for entering the privileged CPU operating mode; and cause the first physical/virtual CPU to enter the privileged CPU operating mode.

公开(公告)号：US10592425B2

公开(公告)日：2020-03-17

申请号：US15971929

申请日：2018-05-04

Applicant: VMware, Inc.

Inventor： Doug Covelli ,  Rajesh Venkatasubramanian ,  Richard Brunner ,  Pratap Subrahmanyam

IPC: G06F12/10 ,  G06F12/1009 ,  G06F12/0804

Abstract: Techniques for virtualizing NVDIMM WPQ flushing with minimal overhead are provided. In one set of embodiments, a hypervisor of a computer system can allocate a virtual flush hint address (FHA) for a virtual machine (VM), where the virtual flush hint address is associated with one or more physical FHAs corresponding to one or more physical memory controllers of the computer system. The hypervisor can further determine whether one or more physical NVDIMMs of the computer system support WPQ flushing. If so, the hypervisor can write protect a guest physical address (GPA) to host physical address (HPA) mapping for the virtual FHA in the page tables of the computer system, thereby enabling the hypervisor to trap VM writes to the virtual FHA and propagate those write to the physical FHAs of the system.

公开(公告)号：US20190340133A1

公开(公告)日：2019-11-07

申请号：US15971929

申请日：2018-05-04

Applicant: VMware, Inc.

Inventor： Doug Covelli ,  Rajesh Venkatasubramanian ,  Richard Brunner ,  Pratap Subrahmanyam

IPC: G06F12/1009 ,  G06F12/0804

Abstract: Techniques for virtualizing NVDIMM WPQ flushing with minimal overhead are provided. In one set of embodiments, a hypervisor of a computer system can allocate a virtual flush hint address (FHA) for a virtual machine (VM), where the virtual flush hint address is associated with one or more physical FHAs corresponding to one or more physical memory controllers of the computer system. The hypervisor can further determine whether one or more physical NVDIMMs of the computer system support WPQ flushing. If so, the hypervisor can write protect a guest physical address (GPA) to host physical address (HPA) mapping for the virtual FHA in the page tables of the computer system, thereby enabling the hypervisor to trap VM writes to the virtual FHA and propagate those write to the physical FHAs of the system.