公开(公告)号：US11442844B1

公开(公告)日：2022-09-13

申请号：US16889590

申请日：2020-06-01

Applicant: Xilinx, Inc.

Inventor： Michael E. Peattie ,  Niloy Roy ,  Vishal Kumar Vangala

IPC: G06F11/00 ,  G06F11/36 ,  G06F11/27 ,  H04L49/109 ,  G01R31/3185 ,  G06F11/07

Abstract: An integrated circuit includes a high-speed interface configured to communicate with a host system for debugging and a debug hub coupled to the high-speed interface. The debug hub is configured to receive a debug command from the host system as memory mapped data. The integrated circuit also includes a plurality of debug cores coupled to the debug hub. Each debug core is coupled to the debug hub by channels. The debug hub is configured to translate the debug command to a data stream and provide the data stream to a target debug core of the plurality of debug cores based on an address specified by the debug command.