-
公开(公告)号:US12051175B2
公开(公告)日:2024-07-30
申请号:US17097600
申请日:2020-11-13
申请人: ADOBE INC.
CPC分类号: G06T3/604 , G06N3/045 , G06N3/08 , G06T3/606 , G06T2207/20081 , G06T2207/20084
摘要: Methods, system, and computer storage media are provided for novel view synthesis. An input image depicting an object is received and utilized to generate, via a neural network, a target view image. In exemplary aspects, additional view images are also generated within the same pass of the neural network. A loss is determined based on the target view image and additional view images and is used to modify the neural network to reduce errors. In some aspects, a rotated view image is generated by warping a ground truth image from an initial angle to a rotated view angle that matches a view angle of an image synthesized via the neural network, such as a target view image. The rotated view image and the synthesized image matching the rotated view angle (e.g., a target view image) are utilized to compute a rotational loss.
-
公开(公告)号:US12125124B1
公开(公告)日:2024-10-22
申请号:US18118251
申请日:2023-03-07
发明人: Kun Xu , Ron Diamant
CPC分类号: G06T1/60 , G06F12/0862 , G06N3/04 , G06N3/08 , G06T3/606 , G06F2212/455 , G06V10/95
摘要: In one example, an apparatus comprises: a buffer memory; and a memory access circuit configured to: fetch, from a first memory, a set of first groups of data elements of a first matrix, each first group of data elements being stored at consecutive memory addresses at the first memory; based on a first configuration, store the set of first groups of data elements at consecutive memory addresses or at non-consecutive memory addresses at the buffer memory; based on a second configuration that defines a memory address offset, fetch a set of second groups of the data elements from the buffer memory, each second group of the data elements being stored at consecutive memory addresses of the buffer memory, each second group being separated by the memory address offset in the buffer memory; and store each fetched second group at consecutive addresses of a destination memory to form a second matrix.
-
公开(公告)号:US12118962B2
公开(公告)日:2024-10-15
申请号:US17983317
申请日:2022-11-08
申请人: Apple Inc.
CPC分类号: G09G5/28 , G06T3/606 , G09G2320/0276 , G09G2320/0285 , G09G2340/0457
摘要: This disclosure is directed toward systems and methods of pre-multiplied alpha handling during image processing operations. The image processing circuitry may include hardware that enables removal and insertion of pre-multiplied alpha content into red, green, blue (RGB) pixel values during gamma and scaling operations. The division by alpha and multiplication by alpha hardware may enable removal of pre-multiplied alpha content to RGB pixel values prior to gamma operations and insertion of pre-multiplied alpha content into RGB pixel values prior to scaling operations.
-
公开(公告)号:US12020345B2
公开(公告)日:2024-06-25
申请号:US17534990
申请日:2021-11-24
发明人: Dong-hoon Kim
摘要: An image signal processor for generating a converted image based on a raw image includes processing circuitry configured to store data corresponding to a plurality of lines of a received image in a line buffer, perform an image processing operation by filtering the data stored in the line buffer based on at least one filter, and divide the raw image into a plurality of sub-images and request the plurality of sub-images from a memory in which the raw image is stored, such that the plurality of sub-images are sequentially received by the line buffer, a width of each of the plurality of sub-images being less than a width of the line buffer, and the plurality of sub-images being parallel to each other.
-
-
-