中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

66 records (took 0.014 seconds)

    METHOD AND SYSTEM FOR FACILITATING LOSSY DROPPING AND ECN MARKING
    42.
    发明申请
    METHOD AND SYSTEM FOR FACILITATING LOSSY DROPPING AND ECN MARKING 审中-公开

    公开(公告)号：WO2020236297A1

    公开(公告)日：2020-11-26

    申请号：PCT/US2020/024324

    申请日：2020-03-23

    Applicant: CRAY INC.

    Inventor： BEECROFT, Johnathan P. ,  FORD, Anthony M.

    IPC: H04L12/851 ,  H04L12/801 ,  H04L12/947 ,  H04L12/935 ,  H04L29/06

    Abstract: Methods and systems are provided for performing lossy dropping and ECN marking in a flow-based network. The system can maintain state information of individual packet flows, which can be set up or released dynamically based on injected data. Each flow can be provided with a flow-specific input queue upon arriving at a switch. Packets of a respective flow are acknowledged after reaching the egress point of the network, and the acknowledgement packets are sent back to the ingress point of the flow along the same data path. As a result, each switch can obtain state information of each flow and perform per-flow packet dropping and ECN marking.

    SYSTEM AND METHOD FOR FACILITATING EFFICIENT HOST MEMORY ACCESS FROM A NETWORK INTERFACE CONTROLLER (NIC)
    45.
    发明申请
    SYSTEM AND METHOD FOR FACILITATING EFFICIENT HOST MEMORY ACCESS FROM A NETWORK INTERFACE CONTROLLER (NIC) 审中-公开

    公开(公告)号：WO2020236281A1

    公开(公告)日：2020-11-26

    申请号：PCT/US2020/024258

    申请日：2020-03-23

    Applicant: CRAY INC.

    Inventor： GORODETSKY, Igor ,  HODGE, Hess M. ,  JOHNSON, Timothy J.

    IPC: H04L12/861 ,  G06F13/14

    Abstract: A network interface controller (NIC) capable of efficient memory access is provided. The NIC can be equipped with an operation logic block, a signaling logic block, and a tracking logic block. The operation logic block can maintain an operation group associated with packets requesting an operation on a memory segment of a host device of the NIC. The signaling logic block can determine whether a packet associated with the operation group has arrived at or departed from the NIC. Furthermore, the tracking logic block can determine that a request for releasing the memory segment has been issued. The tracking logic block can then determine whether at least one packet associated with the operation group is under processing in the NIC. If no packet associated with the operation group is under processing in the NIC, tracking logic block can notify the host device that the memory segment can be released.

    SYSTEM AND METHOD FOR FACILITATING DYNAMIC COMMAND MANAGEMENT IN A NETWORK INTERFACE CONTROLLER (NIC)
    48.
    发明申请
    SYSTEM AND METHOD FOR FACILITATING DYNAMIC COMMAND MANAGEMENT IN A NETWORK INTERFACE CONTROLLER (NIC) 审中-公开

    公开(公告)号：WO2020236275A1

    公开(公告)日：2020-11-26

    申请号：PCT/US2020/024250

    申请日：2020-03-23

    Applicant: CRAY INC.

    Inventor： ROWETH, Duncan ,  BATAINEH, Abdulla M. ,  FROESE, Edwin L.

    IPC: H04L12/937 ,  H04L12/861 ,  H04L12/863 ,  G06F13/16 ,  G11C7/10

    Abstract: A network interface controller (NIC) capable of efficient command management is provided. The NIC can be equipped with a host interface, an arbitration logic block, and a command management logic block. During operation, the host interface can couple the NIC to a host device. The arbitration logic block can select a command queue of the host device for obtaining a command. The command management logic block can determine whether an internal buffer associated with the command queue includes a command. If the internal buffer includes the command, the command management logic block can obtain the command from the internal buffer. On the other hand, if the internal buffer is empty, the command management logic block can obtain the command from the command queue via the host interface.

    SYSTEM AND METHOD FOR FACILITATING FINE-GRAIN FLOW CONTROL IN A NETWORK INTERFACE CONTROLLER (NIC)
    49.
    发明申请
    SYSTEM AND METHOD FOR FACILITATING FINE-GRAIN FLOW CONTROL IN A NETWORK INTERFACE CONTROLLER (NIC) 审中-公开

    公开(公告)号：WO2020236272A1

    公开(公告)日：2020-11-26

    申请号：PCT/US2020/024245

    申请日：2020-03-23

    Applicant: CRAY INC.

    Inventor： HEWSON, David Charles ,  BATAINEH, Abdulla M. ,  COURT, Thomas L. ,  ROWETH, Duncan

    IPC: H04L12/931 ,  H04L12/861 ,  H04L12/851 ,  H04L12/801

    Abstract: A network interface controller (NIC) capable of facilitating fine-grain flow control (FGFC) is provided. The NIC can be equipped with a network interface, an FGFC logic block, and a traffic management logic block. During operation, the network interface can determine that a control frame from a switch is associated with FGFC. The network interface can then identify a data flow indicated in the control frame for applying the FGFC. The FGFC logic block can insert information from the control frame into an entry of a data structure stored in the NIC. The traffic management logic block can identify the entry in the data structure based on one or more fields of a packet belonging to the flow. Subsequently, the traffic management logic block can determine whether the packet is allowed to be forwarded based on the information in the entry.

    SYSTEM AND METHOD FOR FACILITATING EFFICIENT UTILIZATION OF AN OUTPUT BUFFER IN A NETWORK INTERFACE CONTROLLER (NIC)
    50.
    发明申请
    SYSTEM AND METHOD FOR FACILITATING EFFICIENT UTILIZATION OF AN OUTPUT BUFFER IN A NETWORK INTERFACE CONTROLLER (NIC) 审中-公开

    公开(公告)号：WO2020236269A1

    公开(公告)日：2020-11-26

    申请号：PCT/US2020/024242

    申请日：2020-03-23

    Applicant: CRAY INC.

    Inventor： KUNDU, Partha ,  HEWSON, David Charles

    IPC: H04L12/931 ,  H04L12/861 ,  H04L12/935

    Abstract: A network interface controller (NIC) capable of efficiently utilizing an output buffer is provided. The NIC can be equipped with an output buffer, a host interface, an injector logic block, and an allocation logic block. The output buffer can include a plurality of cells, each of which can be a unit of storage in the output buffer. If the host interface receives a command from a host device, the injector logic block can generate a packet based on the command. The allocation logic block can then determine whether the packet is a multi-cell packet. If the packet is a multi-cell packet, the allocation logic block can determine a virtual index for the packet. The allocation logic block can then store, in an entry in a data structure, the virtual index, and a set of physical indices of cells storing the packet.

Patent Agency Ranking