公开(公告)号：WO2008058141A3

公开(公告)日：2008-05-15

申请号：PCT/US2007/083809

申请日：2007-11-06

Applicant: ALTERA CORPORATION ,  CHU, Michael H. M. ,  HUANG, Joseph ,  SUNG, Chiakang ,  CHONG, Yan ,  BELLIS, Andrew ,  CLARKE, Philip ,  ROGE, Manoj B.

Inventor： CHU, Michael H. M. ,  HUANG, Joseph ,  SUNG, Chiakang ,  CHONG, Yan ,  BELLIS, Andrew ,  CLARKE, Philip ,  ROGE, Manoj B.

IPC: H03K19/173

Abstract: Circuits, methods, and apparatus for transferring data from a device's input clock domain to a core clock domain. One example achieves this by using a retiming element between input and core circuits. The retiming element is calibrated by incrementally sweeping a delay and receiving data at each increment. Minimum and maximum delays where data is received without errors are averaged. This average can then be used to adjust the timing of a circuit element inserted in an input path between an input register clocked by an input strobe signal and an output register clocked by a core clock signal. In one example, an input signal may be delayed by an amount corresponding to the delay setting. In other examples, each input signal is registered using an intermediate register between the input register and the output register, where a clock signal is delayed by an amount corresponding to the delay setting.