中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

6 records (took 0.011 seconds)

    A FLUID DISPENSER
    4.
    发明申请
    A FLUID DISPENSER 审中-公开
    流体分配器

    公开(公告)号：WO2007133095A1

    公开(公告)日：2007-11-22

    申请号：PCT/NZ2007/000100

    申请日：2007-05-04

    Applicant: WILKINSON, Hugh Graeme ,  ARMSTRONG, Linsay Thomas

    Inventor： WILKINSON, Hugh Graeme ,  ARMSTRONG, Linsay Thomas

    IPC: B05B11/00 ,  B67D5/00

    CPC classification number: B05B11/0037 ,  B05B11/3009 ,  B05B15/30

    Abstract: This invention relates to a fluid dispenser, where a siphon tube is positively directed to the desired/optimum location at the base of the dispensers' reservoir by a directing device which retains a portion of the siphon tube. By directing the siphon tube in this manner, the user can dispense the fluid contained within the reservoir. This is regardless of the amount of fluid contained in the reservoir, and also allows the user to dispense the fluid and prevent contamination of the user or the environment.

    Abstract translation: 液体分配器本发明涉及一种流体分配器，其中虹吸管通过保持虹吸管的一部分的引导装置被正向地定向到分配器储存器底部的期望/最佳位置。 通过以这种方式引导虹吸管，用户可以分配容纳在储存器中的流体。 这不管储存器中包含的流体的量如何，并且还允许使用者分配流体并防止使用者或环境的污染。

    MANAGING ON-CHIP QUEUES IN SWITCHED FABRIC NETWORKS
    5.
    发明申请
    MANAGING ON-CHIP QUEUES IN SWITCHED FABRIC NETWORKS 审中-公开
    管理开关织物网络中的片上排队

    公开(公告)号：WO2007078705A1

    公开(公告)日：2007-07-12

    申请号：PCT/US2006/047313

    申请日：2006-12-11

    Applicant: INTEL CORPORATION ,  LAKSHMANAMURTHY, Sridhar ,  WILKINSON, Hugh, M., III ,  SYDIR, Jaroslaw, J. ,  DORMITZIR, Paul

    Inventor： LAKSHMANAMURTHY, Sridhar ,  WILKINSON, Hugh, M., III ,  SYDIR, Jaroslaw, J. ,  DORMITZIR, Paul

    IPC: H04L12/56

    CPC classification number: H04L47/6255 ,  H04L47/562 ,  H04L47/6215 ,  H04L49/3036 ,  H04L49/90 ,  H04L49/9084

    Abstract: Methods and apparatus, including computer program products, implementing techniques for monitoring a state of a device of a switched fabric network, the device including on-chip queues to store queue descriptors and a data buffer to store data packets, each queue descriptor having a corresponding data packet; detecting a first trigger condition to transition the device from a first state to a second state; and recovering space in the data buffer in response to the first trigger condition detecting, the recovering comprising selecting one or more of the on-chip queues for discard, and removing the data packets corresponding to queue descriptors in the selected one or more on-chip queues from the data buffer.

    Abstract translation: 方法和装置，包括计算机程序产品，用于监视交换结构网络的设备的状态的实现技术，该设备包括用于存储队列描述符的片上队列和用于存储数据分组的数据缓冲器，每个队列描述符具有对应的 数据包 检测第一触发条件以使设备从第一状态转换到第二状态; 以及响应于所述第一触发条件检测而恢复所述数据缓冲器中的空间，所述恢复包括选择所述片上队列中的一个或多个以进行丢弃，以及去除所选择的一个或多个片上的队列描述符中对应的数据分组 来自数据缓冲区的队列。

    EXPANSION OF COMPUTE ENGINE CODE SPACE BY SHARING ADJACENT CONTROL STORES USING INTERLEAVED PROGRAM ADDRESSES
    6.
    发明申请
    EXPANSION OF COMPUTE ENGINE CODE SPACE BY SHARING ADJACENT CONTROL STORES USING INTERLEAVED PROGRAM ADDRESSES 审中-公开
    通过使用独立程序地址共享相似控制存储来扩展计算机引擎代码空间

    公开(公告)号：WO2006039183A2

    公开(公告)日：2006-04-13

    申请号：PCT/US2005034010

    申请日：2005-09-21

    Applicant: INTEL CORP ,  WOLRICH GILBERT ,  ROSENBLUTH MARK ,  ADILETTA MATTHEW ,  WILKINSON HUGH ,  NIELL JOSE ,  NARAYANAN RAJAGOPAL ,  JAIN SANJEEV

    Inventor： WOLRICH GILBERT ,  ROSENBLUTH MARK ,  ADILETTA MATTHEW ,  WILKINSON HUGH ,  NIELL JOSE ,  NARAYANAN RAJAGOPAL ,  JAIN SANJEEV

    IPC: G06F9/32

    CPC classification number: G06F12/0607 ,  G06F9/3802 ,  G06F9/3814 ,  G06F9/3851

    Abstract: Method and apparatus to support expansion of compute engine code space by sharing adjacent control stores using interleaved addressing schemes. Instructions corresponding to an original instruction thread are partitioned into multiple interleaved sequences that are stored in respective control stores. During thread execution, instructions are retrieved from the control stores in a repeated order based on the interleaving scheme. For example, in one embodiment two compute engines share two control stores. Thus, instructions for a given thread are sequentially loaded from the control stores in an alternating manner. In another embodiment, four control stores are shared by four compute engines. In this case, the instructions in a thread are interleave using four stores, and each store is accessed every fourth instruction in the code sequence. Schemes are also provided for handling branching operations to maintain synchronized access to the control stores.

    Abstract translation: 通过使用交错寻址方案共享相邻控制存储器来支持计算引擎代码空间的扩展的方法和装置。 与原始指令线程相对应的指令被划分为存储在相应控制存储器中的多个交错序列。 在线程执行期间，基于交织方案以重复的顺序从控制存储器检索指令。 例如，在一个实施例中，两个计算引擎共享两个控制存储。 因此，给定线程的指令以交替方式从控制存储器顺序加载。 在另一个实施例中，四个控制存储由四个计算引擎共享。 在这种情况下，线程中的指令使用四个存储进行交织，并且每个存储在代码序列中每第四个指令被访问。 还提供了处理分支操作以维持对控制存储的同步访问的方案。

Patent Agency Ranking