COMMON-MODE BANDWIDTH REDUCTION CIRCUIT AND METHOD FOR DIFFERENTIAL APPLICATIONS
    3.
    发明申请
    COMMON-MODE BANDWIDTH REDUCTION CIRCUIT AND METHOD FOR DIFFERENTIAL APPLICATIONS 审中-公开
    共模带宽减小电路和差分应用方法

    公开(公告)号:WO2009032573A3

    公开(公告)日:2009-05-07

    申请号:PCT/US2008074158

    申请日:2008-08-25

    Abstract: An amplifier driver circuit (10A) includes first (11-1) and second (11-2) feedback amplifiers including first (14-1) and second (14-2) upper current mirrors, respectively, and first (16-1) and second (16-2) lower current mirrors, respectively, first (12-1) and second (12-2) amplifier input stages receiving a common mode input signal, and first (18-1) and second (18-2) amplifier output stages coupled to outputs of the first and second amplifier input stages, respectively. Each current mirror has an input and first (OUT1) and second (OUT2) outputs. Upper bias terminals of the first and second amplifier input stages are coupled to the inputs of the first and second upper current mirrors, respectively, and are cross-coupled to the second outputs of the second and first lower current mirrors, respectively. Lower bias terminals of the first and second amplifier input stages are coupled to the inputs of the first and second lower current mirrors, respectively, and are cross-coupled to the second outputs of the second and first upper current mirrors, respectively, to oppose signals at the inputs of the current mirrors in response to the common mode input signal.

    Abstract translation: 放大器驱动器电路(10A)包括分别包括第一(14-1)和第二(14-2)上部电流镜的第一(11-1)和第二(11-2)反馈放大器,并且第一(16-1) 和第二(16-2)个较低电流镜,第一(12-1)和第二(12-2)放大器输入级分别接收共模输入信号,第一(18-1)和第二(18-2) 放大器输出级分别耦合到第一和第二放大器输入级的输出。 每个电流镜像都有一个输入和第一个(OUT1)和第二个(OUT2)输出。 第一和第二放大器输入级的上偏置端分别耦合到第一和第二上电流镜的输入端,并分别交叉耦合到第二和第一下电流镜的第二输出端。 第一和第二放大器输入级的较低偏置端子分别耦合到第一和第二较低电流镜的输入端,并分别交叉耦合到第二和第一较高电流镜的第二输出端,以分别与信号 在电流镜的输入端响应共模输入信号。

    FULLY DIFFERENTIAL AMPLIFIER WITH CONTINUOUS-TIME OFFSET REDUCTION
    4.
    发明申请
    FULLY DIFFERENTIAL AMPLIFIER WITH CONTINUOUS-TIME OFFSET REDUCTION 审中-公开
    全面的差分放大器,连续降低偏差

    公开(公告)号:WO2007078519A2

    公开(公告)日:2007-07-12

    申请号:PCT/US2006046339

    申请日:2006-12-04

    Abstract: Fully differential amplifier circuits are described herein that set the common mode voltage as well as reduce the output offset voltage (offset cancellation). A circuit according to one embodiment includes a first section for generating first and second output signals on first and second outputs from first and second input signals, a first negative feedback loop coupled to the first section, and a second negative feedback loop coupled to the first section. A second section controls the first negative feedback loop for adjusting the first output signal towards a common mode voltage level, and for reducing an offset voltage of the first output signal in different loop bandwidths. A third section controls the second negative feedback loop for adjusting the second output signal towards the common mode voltage level, and for reducing an offset voltage of the second output signal in different loop bandwidths.

    Abstract translation: 这里描述的全差分放大器电路设置共模电压以及降低输出偏移电压(偏移消除)。 根据一个实施例的电路包括用于在第一和第二输入信号的第一和第二输出上产生第一和第二输出信号的第一部分,耦合到第一部分的第一负反馈环路和耦合到第一部分的第二负反馈回路 部分。 第二部分控制第一负反馈回路,用于将第一输出信号调整到共模电压电平,并用于减小不同环路带宽中的第一输出信号的偏移电压。 第三部分控制用于将第二输出信号调整到共模电压电平的第二负反馈回路,并且用于在不同的环路带宽中减小第二输出信号的偏移电压。

    CIRCUITS AND METHODS FOR CALIBRATING OFFSET IN AN AMPLIFIER
    5.
    发明申请
    CIRCUITS AND METHODS FOR CALIBRATING OFFSET IN AN AMPLIFIER 审中-公开
    用于校正放大器偏移的电路和方法

    公开(公告)号:WO2011071836A1

    公开(公告)日:2011-06-16

    申请号:PCT/US2010/059142

    申请日:2010-12-06

    Abstract: In one embodiment, the present disclosure includes a circuit comprising an amplifier having an input and an output, an offset detection circuit to detect an offset of the amplifier at the output of the amplifier, and an offset generation circuit having an input coupled to the offset detection circuit and an output coupled to the input of the amplifier to generate an offset at the input of the amplifier during an operational phase of the amplifier based on the detected offset. The generated offset cancels a least a portion of the offset of the amplifier. In one implementation, the amplifier is a sense amplifier in a memory.

    Abstract translation: 在一个实施例中,本公开包括一个电路,其包括具有输入和输出的放大器,偏移检测电路,用于检测放大器在放大器的输出处的偏移,以及偏移产生电路,其具有耦合到偏移的输入 检测电路和耦合到放大器的输入端的输出端,以在放大器的运算阶段基于检测到的偏移量在放大器的输入处产生偏移。 产生的偏移消除了放大器偏移的至少一部分。 在一个实现中,放大器是存储器中的读出放大器。

    COMMON-MODE BANDWIDTH REDUCTION CIRCUIT AND METHOD FOR DIFFERENTIAL APPLICATIONS
    6.
    发明申请
    COMMON-MODE BANDWIDTH REDUCTION CIRCUIT AND METHOD FOR DIFFERENTIAL APPLICATIONS 审中-公开
    共模抑制电路和差分应用方法

    公开(公告)号:WO2009032573A2

    公开(公告)日:2009-03-12

    申请号:PCT/US2008/074158

    申请日:2008-08-25

    Abstract: An amplifier driver circuit (10A) includes first (11-1) and second (11-2) feedback amplifiers including first (14-1) and second (14-2) upper current mirrors, respectively, and first (16-1) and second (16-2) lower current mirrors, respectively, first (12-1) and second (12-2) amplifier input stages receiving a common mode input signal, and first (18-1) and second (18-2) amplifier output stages coupled to outputs of the first and second amplifier input stages, respectively. Each current mirror has an input and first (OUT1) and second (OUT2) outputs. Upper bias terminals of the first and second amplifier input stages are coupled to the inputs of the first and second upper current mirrors, respectively, and are cross-coupled to the second outputs of the second and first lower current mirrors, respectively. Lower bias terminals of the first and second amplifier input stages are coupled to the inputs of the first and second lower current mirrors, respectively, and are cross-coupled to the second outputs of the second and first upper current mirrors, respectively, to oppose signals at the inputs of the current mirrors in response to the common mode input signal.

    Abstract translation: 放大器驱动电路(10A)分别包括第一(11-1)和第二(11-2)个反馈放大器,分别包括第一(14-1)和第二(14-2)上电流镜,第一(16-1) 和第二(16-2)个下电流镜,第一(12-1)和第二(12-2))放大器输入级接收共模输入信号,以及第一(18-1)和第二(18-2) 放大器输出级分别耦合到第一和第二放大器输入级的输出。 每个电流镜具有输入和第一(OUT1)和第二(OUT2)输出。 第一和第二放大器输入级的上偏置端分别耦合到第一和第二上电流镜的输入,并且分别与第二和第二下电流镜的第二输出交叉耦合。 第一和第二放大器输入级的低偏置端分别耦合到第一和第二下电流镜的输入,并分别与第二和第二上电流镜的第二输出交叉耦合以与信号相对 在电流镜的输入端响应于共模输入信号。

    ピーキング制御回路
    8.
    发明申请
    ピーキング制御回路 审中-公开
    扬声器控制电路

    公开(公告)号:WO2007110915A1

    公开(公告)日:2007-10-04

    申请号:PCT/JP2006/306186

    申请日:2006-03-27

    Abstract:  インダクタピーキング回路の出力部のピーキング量を検出するピーキング検出部と、ピーキング検出部が検出したピーキング量に基づいてインダクタピーキング回路の回路パラメータを可変する制御信号生成部とを有する。特に、インダクタピーキング回路は、出力部と電源との間に直列に挿入されたインダクタおよび抵抗と、出力部とGNDとの間に並列に接続された容量とを有し、これらのインダクタと抵抗と容量とのそれぞれの値によって、出力部に発生するピーキングを抑制することができる。  このように、常に、出力部のピーキング量をモニタしているので、回路素子やプロセスなど製造時のばらつきなど静的な原因によるピーキングの発生だけでなく、電源電圧や温度など動作環境の変化など動的な原因によるピーキングの発生も抑制することができる。

    Abstract translation: 包括确定电感器峰值电路的输出部分的峰化量的峰化确定部分; 以及控制信号生成部,其基于由所述峰化判定部确定的峰化量,改变所述电感器峰值电路的电路参数。 特别地,电感峰值电路包括电感器和电阻器的串联组合,每个电感器和电阻器均插入在输出部分和电源之间,并且还包括连接在输出部分和GND之间的电容器的并联组合。 可以选择电感器,电阻器和电容器的各个值来抑制在输出部分发生的峰值。 因此,由于始终监视输出部分的峰化量,所以可以抑制在制造期间由于诸如电路元件,工艺等的变化的静电原因引起的峰化的发生,同时也抑制由于 动态原因,如电源电压,温度等操作环境的变化。

    IMPROVED CLASS AB AMPLIFIER
    9.
    发明申请
    IMPROVED CLASS AB AMPLIFIER 审中-公开
    改进的AB级放大器

    公开(公告)号:WO1996016475A1

    公开(公告)日:1996-05-30

    申请号:PCT/US1995015380

    申请日:1995-11-20

    Abstract: Topologies for Class AB amplifiers which have reduced quiescent power consumption are disclosed. An exemplary amplifier according to the present invention comprises two transconductance amplifying cells, each having an output transistor. Each output transistor is biased such that it conducts a small quiescent current which is preferably sufficient in magnitude to reduce amplifier distortion. The class AB amplifiers are well suited for low power supply voltage applications, such as hearing aids.

    Abstract translation: 公布了具有降低静态功耗的AB类放大器的拓扑。 根据本发明的示例性放大器包括两个跨导放大单元,每个具有输出晶体管。 每个输出晶体管被偏置,使得它传导较小的静态电流,其优选地在幅度上足以减小放大器失真。 AB类放大器非常适用于低电源电压应用,如助听器。

Patent Agency Ranking