Invention Grant
- Patent Title: Methods and structures to prevent sidewall defects during selective epitaxy
-
Application No.: US15604550Application Date: 2017-05-24
-
Publication No.: US10096474B2Publication Date: 2018-10-09
- Inventor: Niloy Mukherjee , Niti Goel , Sanaz K. Gardner , Pragyansri Pathi , Matthew V. Metz , Sansaptak Dasgupta , Seung Hoon Sung , James M. Powers , Gilbert Dewey , Benjamin Chu-Kung , Jack T. Kavalieros , Robert S. Chau
- Applicant: Intel Corporation
- Applicant Address: US CA Santa Clara
- Assignee: Intel Corporation
- Current Assignee: Intel Corporation
- Current Assignee Address: US CA Santa Clara
- Agency: Schwabe, Williamson & Wyatt P.C.
- Main IPC: G06Q30/02
- IPC: G06Q30/02 ; H01L21/02 ; H01L21/762 ; H01L29/08 ; H01L29/06 ; H01L29/04 ; H01L21/8238 ; H01L29/78 ; H01L29/267 ; H01L29/165 ; H01L21/8258 ; H01L27/092

Abstract:
Trenches (and processes for forming the trenches) are provided that reduce or prevent crystaline defects in selective epitaxial growth of type III-V or Germanium (Ge) material (e.g., a “buffer” material) from a top surface of a substrate material. The defects may result from collision of selective epitaxial sidewall growth with oxide trench sidewalls. Such trenches include (1) a trench having sloped sidewalls at an angle of between 40 degrees and 70 degrees (e.g., such as 55 degrees) with respect to a substrate surface; and/or (2) a combined trench having an upper trench over and surrounding the opening of a lower trench (e.g., the lower trench may have the sloped sidewalls, short vertical walls, or tall vertical walls). These trenches reduce or prevent defects in the epitaxial sidewall growth where the growth touches or grows against vertical sidewalls of a trench it is grown in.
Public/Granted literature
- US20170256408A1 METHODS AND STRUCTURES TO PREVENT SIDEWALL DEFECTS DURING SELECTIVE EPITAXY Public/Granted day:2017-09-07
Information query