Scalable process for the formation of self aligned, planar electrodes for devices employing one or two dimensional lattice structures
Abstract:
A method of forming an electrical device that includes forming a gate dielectric layer over a gate electrode, forming source and drain electrodes on opposing sides of the gate electrode, wherein one end of the source and drain electrodes provides a coplanar surface with the gate dielectric, and positioning a 1D or 2D nanoscale material on the coplanar surface to provide the channel region of the electrical device.
Information query
Patent Agency Ranking
0/0