Invention Grant
- Patent Title: Vector processor configured to operate on variable length vectors using digital signal processing instructions
-
Application No.: US14716285Application Date: 2015-05-19
-
Publication No.: US10339095B2Publication Date: 2019-07-02
- Inventor: Mayan Moudgill , Gary J. Nacer , C. John Glossner , Arthur Joseph Hoane , Paul Hurtley , Murugappan Senthilvelan , Pablo Balzola , Vitaly Kalashnikov , Sitij Agrawal
- Applicant: Optimum Semiconductor Technologies, Inc.
- Applicant Address: US NY Tarrytown
- Assignee: OPTIMUM SEMICONDUCTOR TECHNOLOGIES INC.
- Current Assignee: OPTIMUM SEMICONDUCTOR TECHNOLOGIES INC.
- Current Assignee Address: US NY Tarrytown
- Agency: Zhong Law, LLC
- Main IPC: G06F9/30
- IPC: G06F9/30 ; G06F15/80 ; G06F9/38 ; G06F17/14 ; G06F15/78

Abstract:
A computer processor is disclosed. The computer processor comprises a vector unit comprising a vector register file comprising one or more registers to hold a varying number of elements. The computer processor further comprises processing logic configured to operate on the varying number of elements in the vector register file using one or more digital signal processing instructions. The computer processor may be implemented as a monolithic integrated circuit.
Public/Granted literature
Information query